michaelengel / xv6-rv32View external linksLinks
Port of MIT's xv6 OS to 32 bit RISC V
☆44Jun 13, 2022Updated 3 years ago
Alternatives and similar repositories for xv6-rv32
Users that are interested in xv6-rv32 are comparing it to the libraries listed below
Sorting:
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆16Apr 6, 2020Updated 5 years ago
- Port of MIT's xv6 OS to the Nezha RISC-V board with Allwinner D1 SoC☆107Nov 26, 2022Updated 3 years ago
- xv6 ported to x86_64.☆10Jan 9, 2021Updated 5 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆107Aug 28, 2025Updated 5 months ago
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆60Mar 5, 2023Updated 2 years ago
- 32-bit RISC-V (RV32I) port for MIT xv6 teaching operating system☆11Oct 9, 2021Updated 4 years ago
- RISC-V RV32E core designed for minimal area☆24Nov 17, 2024Updated last year
- Gate-Level Simulation on a GPU☆10Nov 22, 2016Updated 9 years ago
- emulating the 68katy by BMoW using Musashi☆15Jun 11, 2023Updated 2 years ago
- CMake toolchain files☆13Jun 13, 2019Updated 6 years ago
- RISC-V OpenWrt Port☆17Oct 30, 2018Updated 7 years ago
- A C64 SID Chip recreation in FPGA☆42Jun 14, 2022Updated 3 years ago
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆73Jan 1, 2026Updated last month
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Updated Plan9 cross compilers (for OSX and Linux) including RISC V target☆20Sep 2, 2020Updated 5 years ago
- Apple Lisa Emulator v1.2.x☆36Dec 15, 2019Updated 6 years ago
- Repository for the rp2040_pmod board from controlpaths devices.☆22Jan 2, 2024Updated 2 years ago
- TI-99/4A FPGA implementation for the Icestorm toolchain☆20Nov 29, 2025Updated 2 months ago
- A network stack implementation for xv6 OS☆38Dec 12, 2018Updated 7 years ago
- Digital Test board for an Open Source FPGA Oscilloscope☆20Aug 11, 2020Updated 5 years ago
- ☆18Dec 6, 2020Updated 5 years ago
- Verilog implementation of the 32-bit version of the Blake2 hash function☆21Dec 17, 2025Updated last month
- xv6 OS with TCP/IP Network Stack☆126Aug 25, 2020Updated 5 years ago
- Port of the xv6 OS to the VisionFive 2 RISC V board☆22Mar 26, 2023Updated 2 years ago
- A RISC-V OS written in Zig.☆23Dec 21, 2021Updated 4 years ago
- A fork of the original sljit: http://sljit.sourceforge.net/☆20Jan 8, 2016Updated 10 years ago
- An Oberon-07 compiler written in Oberon, with a bootstrap Oberon to C transpiler☆21Feb 6, 2026Updated last week
- Altium PCB project for the Titan PCI Express development card. This card uses the Lattice ECP5 FPGA.☆21Apr 8, 2015Updated 10 years ago
- O'Reilly Japan - コンピュータシステムの理論と実装 https://www.oreilly.co.jp/books/9784873117126/☆19Nov 23, 2020Updated 5 years ago
- Minimig project example for FleaFPGA Ohm Experimenter Board☆27May 17, 2022Updated 3 years ago
- xv6-runnable x86 Emulator☆22Feb 25, 2021Updated 4 years ago
- "The Thing": Cyclone II FPGA + Arduino STM32F103C8T6 board, Multicomp compatible.☆20Apr 11, 2019Updated 6 years ago
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 4 years ago
- GEMDOS for the Apple Lisa☆26Aug 19, 2020Updated 5 years ago
- Z80 CPU REPL environment☆28Sep 5, 2018Updated 7 years ago
- buildroot fork from damien -- RV32 no MMU Linux. Run "make qemu_riscv32_nommu_virt_minimal_defconfig" then "make"☆26Apr 23, 2024Updated last year
- ☆27May 3, 2020Updated 5 years ago
- Small microcoded 68000 verilog softcore☆59Oct 30, 2018Updated 7 years ago
- Simple BASIC interpreter for Olimex RVPC (1€ PC)☆30Aug 7, 2025Updated 6 months ago