Port of MIT's xv6 OS to 32 bit RISC V
☆44Jun 13, 2022Updated 4 years ago
Alternatives and similar repositories for xv6-rv32
Users that are interested in xv6-rv32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Mini Java VM in Zig☆14Aug 12, 2024Updated 2 years ago
- Zig RISC-V32 emulator with Linux and baremetal examples☆42Oct 26, 2025Updated last year
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆17Apr 6, 2020Updated 6 years ago
- 32-bit RISC-V (RV32I) port for MIT xv6 teaching operating system☆12Oct 9, 2021Updated 5 years ago
- Gate-Level Simulation on a GPU☆10Nov 22, 2016Updated 9 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- J-core SOC for ice40 FPGA☆20Dec 8, 2019Updated 6 years ago
- A RISC-V OS written in Zig.☆23Dec 21, 2021Updated 4 years ago
- PCIe stack written in Amaranth.☆18Apr 27, 2026Updated 6 months ago
- Simulation in Logisim-Evolution HC☆34Jun 30, 2021Updated 5 years ago
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆63Mar 5, 2023Updated 3 years ago
- A hardware implementation of a feed-forward Convolutional Neural Network called XNOR-Net which has faster execution due to the replacemen…☆18Sep 16, 2018Updated 8 years ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 10 years ago
- Oberon RISC-V port, based on Samuel Falvo's RISC-V compiler and Peter de Wachter's Project Norebo. Part of an academic project to evaluat…☆82Jan 19, 2021Updated 5 years ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆21Jul 28, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Deploy automation tool for HiSilicon`s ip camera modules☆22Aug 7, 2021Updated 5 years ago
- RISC-V OpenWrt Port☆17Oct 30, 2018Updated 8 years ago
- k for BareMetal☆15Dec 10, 2024Updated last year
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- A small operating system written in Zig for Risc-V☆16Feb 24, 2026Updated 8 months ago
- TI-99/4A FPGA implementation for the Icestorm toolchain☆22Nov 29, 2025Updated 11 months ago
- mirror of shakti.com/edu/k.zip☆12Sep 21, 2025Updated last year
- RISC-V RV32E core designed for minimal area☆27Nov 17, 2024Updated last year
- xv6 OS☆16Jan 5, 2026Updated 10 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 6 months ago
- OpenRISC processor IP core based on Tomasulo algorithm☆17Feb 18, 2022Updated 4 years ago
- A FantasyConsole compiled as WebAssembly and written in Zig☆15Updated this week
- Huffman encoder☆10Sep 8, 2013Updated 13 years ago
- (wip) re-implementation xv6 in rust☆16Dec 13, 2018Updated 7 years ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 6 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 6 years ago
- A fork of the original sljit: http://sljit.sourceforge.net/☆20Jan 8, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆19Dec 6, 2020Updated 5 years ago
- Izumi is an instruction pipeline visualizer for Onikiri2-Kanata format based on Konata.☆13Updated this week
- ☆23Mar 21, 2024Updated 2 years ago
- Updated Plan9 cross compilers (for OSX and Linux) including RISC V target☆20Sep 2, 2020Updated 6 years ago
- A terminal for Windows.☆13Mar 14, 2025Updated last year
- J-Core J2/J32 5 stage pipeline CPU core☆65Nov 24, 2020Updated 5 years ago
- ☆15Oct 23, 2026Updated 2 weeks ago