Port of MIT's xv6 OS to 32 bit RISC V
☆44Jun 13, 2022Updated 4 years ago
Alternatives and similar repositories for xv6-rv32
Users that are interested in xv6-rv32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Port of MIT's xv6 OS to the Nezha RISC-V board with Allwinner D1 SoC☆111Nov 26, 2022Updated 3 years ago
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆62Mar 5, 2023Updated 3 years ago
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆16Apr 6, 2020Updated 6 years ago
- 32-bit RISC-V (RV32I) port for MIT xv6 teaching operating system☆12Oct 9, 2021Updated 4 years ago
- A RISC-V OS written in Zig.☆23Dec 21, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- J-core SOC for ice40 FPGA☆20Dec 8, 2019Updated 6 years ago
- Gate-Level Simulation on a GPU☆10Nov 22, 2016Updated 9 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆107Aug 28, 2025Updated last year
- PCIe stack written in Amaranth.☆18Apr 27, 2026Updated 4 months ago
- xv6 ported to x86_64.☆10Jan 9, 2021Updated 5 years ago
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆78Jan 1, 2026Updated 8 months ago
- Simulation in Logisim-Evolution HC☆34Jun 30, 2021Updated 5 years ago
- Isle FPGA Computer☆94Updated this week
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 10 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- xv6 OS with TCP/IP Network Stack☆126Aug 25, 2020Updated 6 years ago
- TI-99/4A FPGA implementation for the Icestorm toolchain☆22Nov 29, 2025Updated 9 months ago
- k for BareMetal☆13Dec 10, 2024Updated last year
- Oberon RISC-V port, based on Samuel Falvo's RISC-V compiler and Peter de Wachter's Project Norebo. Part of an academic project to evaluat…☆81Jan 19, 2021Updated 5 years ago
- A super tiny RISC-V emulator that is able to run xv6.☆77Aug 16, 2022Updated 4 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- Zig RISC-V32 emulator with Linux and baremetal examples☆42Oct 26, 2025Updated 10 months ago
- ⌨️ RISC-V NS16550A UART driver☆11Mar 24, 2021Updated 5 years ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆21Jul 28, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Workpace to build and debug C programs with the bebbo amiga-gcc build tools☆13Oct 22, 2019Updated 6 years ago
- WCH CH569 SerDes Reverse Engineering☆30Aug 13, 2022Updated 4 years ago
- Simulator/interpreter for Arm64 machine language☆15Jun 17, 2022Updated 4 years ago
- Project template for wafer.space MPW runs using the gf180mcu PDK☆43Aug 12, 2026Updated 3 weeks ago
- RISC-V OpenWrt Port☆17Oct 30, 2018Updated 7 years ago
- RISC-V RV32E core designed for minimal area☆27Nov 17, 2024Updated last year
- xv6 OS☆16Jan 5, 2026Updated 8 months ago
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- NethServer system basic behavior implementation☆11May 2, 2024Updated 2 years ago
- ☆23Mar 21, 2024Updated 2 years ago
- Example Verilog code for Ulx3s☆45May 5, 2022Updated 4 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆40Jan 11, 2026Updated 7 months ago
- RISC-V Scratchpad☆78Nov 18, 2022Updated 3 years ago
- OS2022-Proj95☆11Jun 5, 2022Updated 4 years ago
- Updated Plan9 cross compilers (for OSX and Linux) including RISC V target☆20Sep 2, 2020Updated 6 years ago