Alternatives and similar repositories for xv6-rv32:

Users that are interested in xv6-rv32 are comparing it to the libraries listed below

• x653 / xv6-riscv-fpga
  Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).
  ☆45Updated 2 years ago
• archlabo / Frix
  IBM PC Compatible SoC for a commercially available FPGA board
  ☆68Updated 8 years ago
• michaelengel / xv6-d1
  Port of MIT's xv6 OS to the Nezha RISC-V board with Allwinner D1 SoC
  ☆104Updated 2 years ago
• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆44Updated 3 years ago
• michaeljclark / busybear-linux
  busybear-linux is a tiny RISC-V Linux root filesystem image that targets the VirtIO board in riscv-qemu.
  ☆98Updated 8 months ago
• regymm / buildroot
  buildroot fork from damien -- RV32 no MMU Linux. Run "make qemu_riscv32_nommu_virt_minimal_defconfig" then "make"
  ☆26Updated 11 months ago
• hamsternz / emulate-risc-v
  A very simple RISC-V ISA emulator.
  ☆37Updated 4 years ago
• m-labs / lm32
  LatticeMico32 soft processor
  ☆105Updated 10 years ago
• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆83Updated 10 months ago
• lxp32 / lxp32-cpu
  A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
  ☆60Updated 3 months ago
• jaruiz / light8080
  Synthesizable i8080-compatible CPU core.
  ☆27Updated 5 years ago
• damien-lemoal / riscv64-nommu-buildroot
  ☆43Updated 3 years ago
• eggman / raspberrypi
  Raspberry Pi bare metal code for qemu raspi2 and raspi3.
  ☆51Updated 3 years ago
• damien-lemoal / buildroot
  buildroot fork
  ☆36Updated last week
• ZiyangYE / General-Slow-DDR3-Interface
  A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.
  ☆38Updated 10 months ago
• nand2mario / ddr3-tang-primer-20k
  DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.
  ☆51Updated last year
• ultraembedded / riscv-linux-boot
  Trivial RISC-V Linux binary bootloader
  ☆50Updated 3 years ago
• Ouyancheng / FlatHeadBro
  A baremetal experiment of Allwinner D1, without FEL
  ☆31Updated last year
• ultraembedded / riscv32_linux_from_scratch
  RISC-V 32-bit Linux From Scratch
  ☆32Updated 4 years ago
• merledu / nucleusrv
  NucleusRV - A 32-bit 5 staged pipelined risc-v core.
  ☆65Updated this week
• riscvarchive / riscv-eabi-spec
  Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.
  ☆27Updated 3 years ago
• robfinch / Cores
  ☆73Updated 5 months ago
• twilco / riscv-from-scratch
  The code for the RISC-V from scratch blog post series.
  ☆87Updated 4 years ago
• micro-FPGA / engine-V
  SoftCPU/SoC engine-V
  ☆54Updated last week
• michaeljclark / riscv-probe
  Simple machine mode program to probe RISC-V control and status registers
  ☆118Updated last year
• maikmerten / spu32
  Small Processing Unit 32: A compact RV32I CPU written in Verilog
  ☆68Updated 2 years ago
• b-dmitry1 / V188
  FPGA 80186 IBM PC compatible system for Altera Cyclone IV (EP4CE15F23/EP4CE55F23)
  ☆21Updated 3 years ago
• freecores / sparc64soc
  OpenSPARC-based SoC
  ☆65Updated 10 years ago
• k-mrm / xv6-aarch64
  xv6 port to aarch64 virt board
  ☆22Updated last year
• ToNi3141 / Rasterix
  OpenGL 1.x implementation for FPGAs
  ☆78Updated this week