Port of MIT's xv6 OS to 32 bit RISC V
☆44Jun 13, 2022Updated 4 years ago
Alternatives and similar repositories for xv6-rv32
Users that are interested in xv6-rv32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Port of MIT's xv6 OS to the Nezha RISC-V board with Allwinner D1 SoC☆109Nov 26, 2022Updated 3 years ago
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆62Mar 5, 2023Updated 3 years ago
- Isle FPGA Computer☆90Jun 11, 2026Updated last week
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆16Apr 6, 2020Updated 6 years ago
- 32-bit RISC-V (RV32I) port for MIT xv6 teaching operating system☆12Oct 9, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A RISC-V OS written in Zig.☆23Dec 21, 2021Updated 4 years ago
- J-core SOC for ice40 FPGA☆20Dec 8, 2019Updated 6 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆107Aug 28, 2025Updated 9 months ago
- RISC-V RV32E core designed for minimal area☆27Nov 17, 2024Updated last year
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆77Jan 1, 2026Updated 5 months ago
- xv6 ported to x86_64.☆10Jan 9, 2021Updated 5 years ago
- Simulation in Logisim-Evolution HC☆34Jun 30, 2021Updated 4 years ago
- Gate-Level Simulation on a GPU☆10Nov 22, 2016Updated 9 years ago
- xv6 OS with TCP/IP Network Stack☆126Aug 25, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A C64 SID Chip recreation in FPGA☆43Jun 14, 2022Updated 4 years ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 10 years ago
- Oberon RISC-V port, based on Samuel Falvo's RISC-V compiler and Peter de Wachter's Project Norebo. Part of an academic project to evaluat…☆78Jan 19, 2021Updated 5 years ago
- k for BareMetal☆13Dec 10, 2024Updated last year
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- Mirror of simple-cc (http://www.simple-cc.org)☆13Feb 16, 2018Updated 8 years ago
- ⌨️ RISC-V NS16550A UART driver☆11Mar 24, 2021Updated 5 years ago
- ☆11Jan 2, 2026Updated 5 months ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- C code example for Agon Light☆11Apr 21, 2023Updated 3 years ago
- OS2022-Proj95☆11Jun 5, 2022Updated 4 years ago
- WCH CH569 SerDes Reverse Engineering☆30Aug 13, 2022Updated 3 years ago
- Simulator/interpreter for Arm64 machine language☆14Jun 17, 2022Updated 4 years ago
- emulating the 68katy by BMoW using Musashi☆15Jun 11, 2023Updated 3 years ago
- Historical sources for the TRIvial Operating System☆47Jan 17, 2020Updated 6 years ago
- PiCoPiC is a Code of Particle in Cell. This is 2D3V fully parallel code for kinetic plasma simulations using particle-in-cell method. PiC…☆13Jun 8, 2025Updated last year
- NethServer system basic behavior implementation☆11May 2, 2024Updated 2 years ago
- Example Verilog code for Ulx3s☆43May 5, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆39Jan 11, 2026Updated 5 months ago
- Updated Plan9 cross compilers (for OSX and Linux) including RISC V target☆20Sep 2, 2020Updated 5 years ago
- RISC-V Scratchpad☆78Nov 18, 2022Updated 3 years ago
- Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga☆15Mar 9, 2025Updated last year
- ☆11Mar 22, 2016Updated 10 years ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 6 years ago
- RISC-V OpenWrt Port☆17Oct 30, 2018Updated 7 years ago