Alternatives and similar repositories for SRCNN

Users that are interested in SRCNN are comparing it to the libraries listed below

• openasic-org / xkISP
  xkISP：Xinkai ISP IP Core (HLS)
  ☆301Updated 2 years ago
• bxinquan / zynqmp_cam_isp_demo
  ISP-Lite, VIP, MIPI-RX IP实现，测试平台为KV260+AR1335 3MP@30fps
  ☆108Updated 3 years ago
• bxinquan / zynq_cam_isp_demo
  基于verilog实现了ISP图像处理IP
  ☆316Updated 3 years ago
• xilinxfairchild / FPGABasedHighPerformanceTargetChecking
  it is a set for all the respository of the project.
  ☆100Updated 6 years ago
• nicyyyy / FPGA-CLAHE
  Constrast limited adaptive histogram equlization based on Verilog
  ☆41Updated 2 years ago
• 10x-Engineers / Infinite-ISP_ReferenceModel
  A Python based fixed-point implementation of the Infinite-ISP design for ASIC and FPGA design and verification.
  ☆33Updated 8 months ago
• DCLAB08 / Real-Time-Image-Video-Dehazing
  The Final Project of team 8, NTUEE, Digital Circuits Lab (2021 Fall)
  ☆37Updated 3 years ago
• eepro-bt / documents
  文档编写
  ☆13Updated 5 years ago
• AugustinJose1221 / FPGA-Build
  A novel architectural design for stitching video streams in real-time on an FPGA.
  ☆137Updated 4 years ago
• labis7 / UNET-FPGA
  Using Xilinx tools, the Unet architecture will be implemented and optimized for FPGA use. Some convolution-transposed conv sub-parts of t…
  ☆16Updated 4 years ago
• 10x-Engineers / Infinite-ISP
  A camera ISP (image signal processor) pipeline that contains modules with simple to complex algorithms implemented at the application lev…
  ☆297Updated 2 weeks ago
• EricMiukyQin / Raw_image_processing_pipeline
  ISP-- from raw image to jpg
  ☆28Updated 6 years ago
• AomanHao / ISP_Image_Interpolation
  ☆30Updated 2 weeks ago
• bxinquan / nios2_cam_isp_demo
  基于verilog实现了ISP图像处理IP(Altera EP4CE6)
  ☆22Updated 3 years ago
• suisuisi / FPGAandImage
  image processing based FPGA
  ☆117Updated 4 years ago
• XUANTIE-RV / open_source_ISP
  ☆48Updated 2 years ago
• Nitcloud / Image_sim
  基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）
  ☆51Updated 5 years ago
• 19801201 / SpinalHDL_CNN_Accelerator
  CNN accelerator implemented with Spinal HDL
  ☆157Updated 2 years ago
• openasic-org / xk265
  xk265：HEVC/H.265 Video Encoder IP Core (RTL)
  ☆269Updated 2 years ago
• lileilei-camera / isp
  open cv software isp study
  ☆17Updated 5 years ago
• aiminickwong / H264
  H264视频解码verilog实现
  ☆87Updated 8 years ago
• echoPinkApple / bilinear
  Bilinear interpolation realizes image scaling based on FPGA
  ☆30Updated 5 years ago
• vivian13maker / The-advanced-work-of-Object-detection-based-on-FPGAs
  ☆33Updated 4 years ago
• fangyzh26 / uart
  ☆10Updated 3 years ago
• LukiBa / zybo_yolo
  YOLO example implementation using Intuitus CNN accelerator on ZYBO ZYNQ-7000 FPGA board
  ☆22Updated 4 years ago
• tishi43 / h265_decoder
  H265 decoder write in verilog, verified on Xilinx ZYNQ7035
  ☆81Updated 4 years ago
• doveyour / mnist-nnet-hls-zynq7020-fpga
  to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…
  ☆87Updated 4 years ago
• amohant4 / HLS_for_CNN
  This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.
  ☆14Updated 8 years ago
• xlsjdjdk / Ship-Detection-based-on-YOLOv3-and-KV260
  This is the entry project of the Xilinx Adaptive Computing Challenge 2021. It uses YOLOv3 for ship target detection in optical remote sen…
  ☆17Updated 3 years ago
• lesialin / ImageSignalProcessing_C
  ISP image signal processor implementation in C function
  ☆61Updated 3 years ago