Alternatives and similar repositories for SRCNN

Users that are interested in SRCNN are comparing it to the libraries listed below

• bxinquan / zynqmp_cam_isp_demo
  ISP-Lite, VIP, MIPI-RX IP实现，测试平台为KV260+AR1335 3MP@30fps
  ☆106Updated 3 years ago
• openasic-org / xkISP
  xkISP：Xinkai ISP IP Core (HLS)
  ☆295Updated 2 years ago
• nicyyyy / FPGA-CLAHE
  Constrast limited adaptive histogram equlization based on Verilog
  ☆41Updated 2 years ago
• bxinquan / zynq_cam_isp_demo
  基于verilog实现了ISP图像处理IP
  ☆308Updated 3 years ago
• labis7 / UNET-FPGA
  Using Xilinx tools, the Unet architecture will be implemented and optimized for FPGA use. Some convolution-transposed conv sub-parts of t…
  ☆16Updated 4 years ago
• AugustinJose1221 / FPGA-Build
  A novel architectural design for stitching video streams in real-time on an FPGA.
  ☆134Updated 4 years ago
• eepro-bt / documents
  文档编写
  ☆13Updated 5 years ago
• Nitcloud / Image_sim
  基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）
  ☆50Updated 5 years ago
• suisuisi / FPGAandImage
  image processing based FPGA
  ☆115Updated 4 years ago
• aiminickwong / H264
  H264视频解码verilog实现
  ☆85Updated 8 years ago
• DCLAB08 / Real-Time-Image-Video-Dehazing
  The Final Project of team 8, NTUEE, Digital Circuits Lab (2021 Fall)
  ☆37Updated 3 years ago
• wgq18 / img_defog
  一种基于FPGA平台的实时视频去雾系统项目代码，其中bit流文件可以直接下载到PYNQ-Z2开发板上，通过usb和hdmi设备输入有雾视频，将去雾后的视频输出到显示屏上。c++源代码部分是我们的去雾IP核的源代码。
  ☆21Updated 6 years ago
• doveyour / mnist-nnet-hls-zynq7020-fpga
  to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…
  ☆85Updated 4 years ago
• bxinquan / nios2_cam_isp_demo
  基于verilog实现了ISP图像处理IP(Altera EP4CE6)
  ☆21Updated 3 years ago
• xilinxfairchild / FPGABasedHighPerformanceTargetChecking
  it is a set for all the respository of the project.
  ☆100Updated 6 years ago
• BambooWhispering / FPGA-image-simulation
  FPGA图像处理仿真平台
  ☆28Updated 3 years ago
• 10x-Engineers / Infinite-ISP
  A camera ISP (image signal processor) pipeline that contains modules with simple to complex algorithms implemented at the application lev…
  ☆286Updated 6 months ago
• tishi43 / h265_decoder
  H265 decoder write in verilog, verified on Xilinx ZYNQ7035
  ☆80Updated 4 years ago
• becomequantum / Kryon
  代码在这个库里 Code is here
  ☆65Updated 5 months ago
• Frogwells / fpga_design
  这是我所开发的两个项目，包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统
  ☆96Updated 8 years ago
• HANLIN-zeng / defect_detection
  我们基于Xilinx PYNQ-Z2的强大图像处理能力，设计了一款低成本高性能，硬件可灵活配置，处理速度强大的远端现场微缺陷检测设备。Xilinx已内嵌入OpenCV 库，包含有50多项硬件优化的OpenCV 功能，包括Gausian、 Median、Bilateral、H…
  ☆26Updated 6 years ago
• suntodai / FPGA_image_processing
  Image capture, image filtering and image display (VGA) : picture in picture, edge detection, gray image and smooth image
  ☆73Updated 11 years ago
• CLi321 / zynq-fpga-cnn-digital-recognition
  Zynq/FPGA实现CNN手写数字(0-9)识别
  ☆37Updated last year
• EricMiukyQin / Raw_image_processing_pipeline
  ISP-- from raw image to jpg
  ☆28Updated 6 years ago
• VVicer / anlu-EG-ISP
  基于安路开发板的bayer视频简单处理
  ☆18Updated last year
• DOUDIU / Hardware-Implementation-of-the-Dark-Channel-Prior-Haze-Removal-Algorithm
  The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…
  ☆55Updated last year
• xupsh / Pynq-CV-OV5640
  Pynq computer vision examples with an OV5640 camera
  ☆58Updated 5 years ago
• openasic-org / xk265
  xk265：HEVC/H.265 Video Encoder IP Core (RTL)
  ☆266Updated 2 years ago
• lileilei-camera / isp
  open cv software isp study
  ☆17Updated 5 years ago
• mhhai / ImageStitchBasedOnFPGA
  七路图像在FPGA中实现拼接，代码会不断添加进来。
  ☆28Updated 4 years ago