DigilentInc / Linux-Digilent-Dev
Fork of Xilinx's Linux repo that adds support for Digilent boards
☆10Updated 7 years ago
Alternatives and similar repositories for Linux-Digilent-Dev:
Users that are interested in Linux-Digilent-Dev are comparing it to the libraries listed below
- The official Xilinx u-boot repository☆7Updated 7 years ago
- u-boot-xarm from xilinx git repo with Digilent additions☆31Updated 7 months ago
- ☆35Updated 7 years ago
- Open Source ZYNQ Board☆31Updated 9 years ago
- It is a GPIO interrupt example for xilinx ZYNQ FPGA.☆14Updated 10 years ago
- Reference HDL code for the MATRIX Creator's Spartan 6 FPGA☆27Updated 5 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆38Updated 2 years ago
- Linux Repository for digilent boards☆87Updated 2 months ago
- Core description files for FuseSoC☆124Updated 4 years ago
- Example code for the Numato Opsis board, the first HDMI2USB production board.☆49Updated 6 years ago
- Freecores website☆19Updated 8 years ago
- Zephyr port to riscv architecture☆24Updated 7 years ago
- FPGArduino source☆69Updated 5 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆32Updated 6 years ago
- Collection of hardware description languages writings and code snippets☆27Updated 10 years ago
- OpenRISC Tutorials☆41Updated 6 months ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- Source code for reference designs applications☆22Updated 11 months ago
- A port of FreeRTOS for the RISC-V ISA☆75Updated 5 years ago
- Eclipse based IDE for RISC-V bare metal software development.☆18Updated 5 years ago
- RFID tag and tester in Verilog☆37Updated 11 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆100Updated 6 years ago
- ☆61Updated 7 years ago
- LIB:Library for interacting with an FPGA over USB☆84Updated 4 years ago
- ☆63Updated 6 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆39Updated 9 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆94Updated 2 years ago
- Connecting FPGA and MCU using Ethernet RMII☆23Updated 9 years ago
- A 32-bit RISC-V processor for mriscv project☆58Updated 7 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆148Updated 7 years ago