Verilog interface for HC-SR04 Ultrasonic Ranging Module
☆10Aug 3, 2023Updated 3 years ago
Alternatives and similar repositories for HC-SR04
Users that are interested in HC-SR04 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository is a detailed summary of RTL design using sky130 PDK organized by VLSI System Design☆28Jun 1, 2025Updated last year
- ☆14Apr 13, 2025Updated last year
- This repository contains software for BeagleWire. Docs of BeagleWire: https://beaglewire.github.io/☆12Aug 17, 2021Updated 5 years ago
- ☆10Sep 14, 2021Updated 5 years ago
- Repository for showcasing DevOps practices within microcontroller projects☆12May 16, 2026Updated 5 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Single-Cycle RISC-V Processor using SystemVerilog on a Nexys A7 (Artix-7) FPGA. Project includes complete datapath and control logic with…☆20Jul 21, 2025Updated last year
- Collection of simple interfaces for Digilent Pmods☆13Aug 3, 2023Updated 3 years ago
- ☆16Apr 8, 2023Updated 3 years ago
- A small 6502 system build on a Lattice Icestick FPGA development board☆16Jun 24, 2019Updated 7 years ago
- A 5-Stage Pipelined RISC-V Processor designed and implemented on FPGA (Artix-7 Nexys A7). Supports RV32I instructions set (R, I, S, B, U,…☆14Oct 13, 2025Updated last year
- In this program, we learn to design a System-on-Chip (SoC) from basic RTL to GDSII using open-source tools. Part of India’s largest colla…☆10Nov 25, 2025Updated 11 months ago
- Benchmark codebase for 2D range finder based people detectors using the FROG dataset☆16Oct 20, 2025Updated last year
- 2025年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 安路二赛题 国家级一等奖☆58Nov 1, 2026Updated last week
- A self balancing robot using Python and the Raspberry Pi 2. Angle calculations done with the help of the MPU6050 IMU.☆18Aug 24, 2016Updated 10 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- The FUZZY PID codes used for the SSL robots along with UART Communication on STM 32 Discovery Board☆14Oct 1, 2020Updated 6 years ago
- Verilog Project☆24Aug 30, 2021Updated 5 years ago
- 8x PLL Clock Multiplier PLL Design with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving…☆18Jul 21, 2022Updated 4 years ago
- ☆17May 13, 2021Updated 5 years ago
- ☆42Feb 28, 2022Updated 4 years ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆13Mar 12, 2021Updated 5 years ago
- A button blinky for stm32 which doesn't use RAM and fits under 50 bytes.☆13Sep 7, 2025Updated last year
- ☆12Jan 8, 2025Updated last year
- ☆14Sep 3, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This repository is a summary of the RISC-V based MYTH workshop organised by VSD and Redwood EDA, made by Ahtesham Ahmed of grade 8.☆22May 12, 2025Updated last year
- Unified RISC-V Prefetch Queue and Branch Predictor☆11Sep 21, 2026Updated last month
- Projects with Software Defined Radio (SDR) for Computer Networks Class☆17Dec 1, 2020Updated 5 years ago
- This project has files needed to design and characterise flipflop☆21Jun 3, 2019Updated 7 years ago
- learning VHDL☆13Jul 1, 2014Updated 12 years ago
- ☆17Jan 20, 2021Updated 5 years ago
- ☆11Dec 3, 2025Updated 11 months ago
- A short and on point tutorial on how to use an ASIC logic synthesis tool☆17Jul 3, 2026Updated 4 months ago
- An organized and comprehensive library of resources for the RISC-V community and anyone interested in getting involved with the RISC-V ec…☆27Dec 13, 2023Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆13Jun 10, 2026Updated 5 months ago
- Getting started with RISC-V☆14Jun 4, 2023Updated 3 years ago
- NEORV32 RISC-V SoC running Zephyr RTOS on FPGA bare metal - with an extensible accelerator pipeline architecture, including an DMA-enable…☆18Aug 16, 2026Updated 2 months ago
- ☆23Updated this week
- ☆16Mar 17, 2026Updated 7 months ago
- ☆14Aug 8, 2026Updated 3 months ago
- MS-DOS 2.11 source code☆24Oct 3, 2025Updated last year
Are these results useful?