SystemVerilog language-oriented exercises
☆28Jun 30, 2026Updated 2 weeks ago
Alternatives and similar repositories for systemverilog-homework
Users that are interested in systemverilog-homework are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog microarchitecture challenge for AI No.1☆16Aug 6, 2025Updated 11 months ago
- SystemVerilog language-oriented exercises☆171Jul 8, 2026Updated last week
- This repository consists of all chipdev.io practice questions☆26Oct 11, 2023Updated 2 years ago
- 24bit CPU with integrated GPU made in Logisim☆15Mar 3, 2026Updated 4 months ago
- ☆10Aug 30, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.☆29Sep 4, 2025Updated 10 months ago
- Single Instruction Multiple Threads GPU Core with textbook Streaming Multi-Processor features☆70Jan 30, 2026Updated 5 months ago
- Z-Core - A Lightweight RISC-V Processor (RV32IMZicsr)☆15Jun 26, 2026Updated 3 weeks ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆31Dec 5, 2024Updated last year
- RISC-V Dual-Issue RV32I Core in SystemVerilog☆19Jun 26, 2026Updated 3 weeks ago
- A collection of commonly asked RTL design interview questions☆56May 2, 2017Updated 9 years ago
- This project was done as a part of Beginner VLSI/SoC Physical design using open-source EDA Tools workshop.☆14Nov 23, 2020Updated 5 years ago
- This repository contains a RISC-V System-on-Chip (SoC) design files implemented in SystemVerilog☆15Feb 9, 2025Updated last year
- Object-Oriented Programming☆12Aug 26, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- A curated list of AI accelerator papers, resources, tools, and open-source projects.☆129Jul 12, 2026Updated last week
- list of links to resources related to functional verification☆12Sep 10, 2023Updated 2 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆60Jun 7, 2026Updated last month
- Convert Verilog to a Hardcaml design☆22Jul 10, 2026Updated last week
- ElemRV - End-to-end Open-Source RISC-V Microcontroller☆113Jul 4, 2026Updated 2 weeks ago
- is a comprehensive, cross-platform standalone application built for modern Analog IC Designers. It streamlines the $g_m/I_D$ design metho…☆19Apr 2, 2026Updated 3 months ago
- This repository is a summary of the RISC-V based MYTH workshop organised by VSD and Redwood EDA, made by Ahtesham Ahmed of grade 8.☆21May 12, 2025Updated last year
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆25Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 2 years ago
- A repository of my Xilinx Open Hardware 2020 submission including a demo of support vector machines on PYNQ, C++ source code and projects…☆16Jun 27, 2020Updated 6 years ago
- ☆21Apr 16, 2022Updated 4 years ago
- Firmware for the EBAZ4205 with HDMI extension board that implements DMA transfers to an HDMI sink☆16Sep 22, 2025Updated 9 months ago
- ☆14Dec 10, 2022Updated 3 years ago
- This repo is for the Linkedin Learning course: Training Neural Networks in C++☆13Oct 24, 2023Updated 2 years ago
- Чек-лист оптимизации скорости загрузки веб-сайт а. В нем найдете рекомендации по серверной оптимизации, управлению кешем, сжатию ресурсов …☆10Sep 18, 2025Updated 10 months ago
- Project template for wafer.space MPW runs using the gf180mcu PDK☆41Jul 14, 2026Updated last week
- Tiniest Veb Server, the efficient multiplatform open source solution to host your static stuff, written in V☆17Sep 29, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- This is a detailed SystemVerilog course☆162Mar 4, 2025Updated last year
- Материалы по курсу Углубленное изучение языка С (факультатив) для студентов МИЭТ☆12Feb 4, 2025Updated last year
- Implementation of CORDIC Algorithms Using Verilog☆25Apr 26, 2021Updated 5 years ago
- Репозиторий канала Verification For All☆15May 27, 2026Updated last month
- ☆11May 30, 2018Updated 8 years ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆31Aug 15, 2025Updated 11 months ago
- Mad intensive course from Moscow campus of intra42☆11Jul 3, 2022Updated 4 years ago