SystemVerilog language-oriented exercises
☆31Jun 30, 2026Updated 2 months ago
Alternatives and similar repositories for systemverilog-homework
Users that are interested in systemverilog-homework are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog microarchitecture challenge for AI No.1☆17Aug 6, 2025Updated last year
- This repository consists of all chipdev.io practice questions☆32Oct 11, 2023Updated 2 years ago
- 24bit CPU with integrated GPU made in Logisim☆15Mar 3, 2026Updated 6 months ago
- ☆10Aug 30, 2024Updated 2 years ago
- SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.☆29Sep 4, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Single Instruction Multiple Threads GPU Core with textbook Streaming Multi-Processor features☆71Jan 30, 2026Updated 7 months ago
- ☆13Dec 25, 2014Updated 11 years ago
- Z-Core - A Lightweight RISC-V Processor (RV32IMZicsr)☆15Sep 6, 2026Updated 2 weeks ago
- A collection of commonly asked RTL design interview questions☆61May 2, 2017Updated 9 years ago
- Object-Oriented Programming☆12Aug 26, 2021Updated 5 years ago
- This project was done as a part of Beginner VLSI/SoC Physical design using open-source EDA Tools workshop.☆14Nov 23, 2020Updated 5 years ago
- This repository contains a RISC-V System-on-Chip (SoC) design files implemented in SystemVerilog☆21Feb 9, 2025Updated last year
- RISC-V Dual-Issue RV32I Core in SystemVerilog☆28Updated this week
- Proteus_Library☆23Sep 8, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- A curated list of AI accelerator papers, resources, tools, and open-source projects.☆177Jul 12, 2026Updated 2 months ago
- Convert Verilog to a Hardcaml design☆23Jul 10, 2026Updated 2 months ago
- ElemRV - End-to-end Open-Source RISC-V Microcontroller☆145Updated this week
- is a comprehensive, cross-platform standalone application built for modern Analog IC Designers. It streamlines the $g_m/I_D$ design metho…☆19Apr 2, 2026Updated 5 months ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆70Jun 7, 2026Updated 3 months ago
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 3 years ago
- A repository of my Xilinx Open Hardware 2020 submission including a demo of support vector machines on PYNQ, C++ source code and projects…☆16Jun 27, 2020Updated 6 years ago
- Firmware for the EBAZ4205 with HDMI extension board that implements DMA transfers to an HDMI sink☆16Sep 22, 2025Updated 11 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆14Dec 10, 2022Updated 3 years ago
- SWI-Prolog rewriting proxy server that includes SWISH in Learn Prolog Now☆13Mar 5, 2024Updated 2 years ago
- This repo is for the Linkedin Learning course: Training Neural Networks in C++☆14Oct 24, 2023Updated 2 years ago
- Чек-лист оптимизации скорости загрузки веб-сайта. В нем найдете рекомендации по серверной оптимизации, управлению кешем, сжатию ресурсов …☆10Sep 18, 2025Updated last year
- Project template for wafer.space MPW runs using the gf180mcu PDK☆44Aug 12, 2026Updated last month
- Tiniest Veb Server, the efficient multiplatform open source solution to host your static stuff, written in V☆17Sep 29, 2024Updated last year
- Implementation of CORDIC Algorithms Using Verilog☆27Apr 26, 2021Updated 5 years ago
- Материалы по курсу Углубленное изучение языка С (факультатив) для студентов МИЭТ☆12Feb 4, 2025Updated last year
- Репозиторий канала Verification For All☆15May 27, 2026Updated 3 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆11May 30, 2018Updated 8 years ago
- Mad intensive course from Moscow campus of intra42☆11Jul 3, 2022Updated 4 years ago
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆22Apr 20, 2026Updated 5 months ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 5 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Dec 17, 2021Updated 4 years ago
- Commodore VIC20 core for the Tang Nano 9K FPGA with LCD Output☆12Feb 16, 2025Updated last year
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆21Aug 23, 2026Updated 3 weeks ago