SystemVerilog language-oriented exercises
☆32Jun 30, 2026Updated 3 months ago
Alternatives and similar repositories for systemverilog-homework
Users that are interested in systemverilog-homework are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog microarchitecture challenge for AI No.1☆17Aug 6, 2025Updated last year
- SystemVerilog language-oriented exercises☆191Jul 8, 2026Updated 3 months ago
- This repository consists of all chipdev.io practice questions☆34Oct 11, 2023Updated 2 years ago
- ☆10Aug 30, 2024Updated 2 years ago
- SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.☆29Sep 4, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Single Instruction Multiple Threads GPU Core with textbook Streaming Multi-Processor features☆73Jan 30, 2026Updated 8 months ago
- Z-Core - A Lightweight RISC-V Processor (RV32IMZicsr)☆15Updated this week
- This repository is a summary of the RISC-V based MYTH workshop organised by VSD and Redwood EDA, made by Ahtesham Ahmed of grade 8.☆21May 12, 2025Updated last year
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆32Dec 5, 2024Updated last year
- A collection of commonly asked RTL design interview questions☆62May 2, 2017Updated 9 years ago
- This project was done as a part of Beginner VLSI/SoC Physical design using open-source EDA Tools workshop.☆14Nov 23, 2020Updated 5 years ago
- This repository contains a RISC-V System-on-Chip (SoC) design files implemented in SystemVerilog☆21Feb 9, 2025Updated last year
- RISC-V Dual-Issue RV32I Core in SystemVerilog☆28Sep 15, 2026Updated 3 weeks ago
- A curated list of AI accelerator papers, resources, tools, and open-source projects.☆178Jul 12, 2026Updated 2 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- list of links to resources related to functional verification☆12Sep 10, 2023Updated 3 years ago
- Convert Verilog to a Hardcaml design☆23Jul 10, 2026Updated 3 months ago
- ElemRV - End-to-end Open-Source RISC-V Microcontroller☆150Oct 1, 2026Updated last week
- is a comprehensive, cross-platform standalone application built for modern Analog IC Designers. It streamlines the $g_m/I_D$ design metho…☆19Apr 2, 2026Updated 6 months ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆74Jun 7, 2026Updated 4 months ago
- Методические материалы к лабораторным работам дисци плины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 3 years ago
- SWI-Prolog rewriting proxy server that includes SWISH in Learn Prolog Now☆13Mar 5, 2024Updated 2 years ago
- Project template for wafer.space MPW runs using the gf180mcu PDK☆57Updated this week
- Hardcaml Circuits☆28Jul 10, 2026Updated 3 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Implementation of CORDIC Algorithms Using Verilog☆27Apr 26, 2021Updated 5 years ago
- Game Boy clone for Lattice iCE40 FPGAs☆24Mar 29, 2025Updated last year
- Материалы по курсу Углубленное изучение языка С (факультатив) для студентов МИЭТ☆12Feb 4, 2025Updated last year
- This is a detailed SystemVerilog course☆171Mar 4, 2025Updated last year
- Репозиторий канала Verification For All☆15Updated this week
- ☆11May 30, 2018Updated 8 years ago
- Mad intensive course from Moscow campus of intra42☆11Jul 3, 2022Updated 4 years ago
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆25Sep 21, 2026Updated 2 weeks ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Dec 17, 2021Updated 4 years ago
- Commodore VIC20 core for the Tang Nano 9K FPGA with LCD Output☆12Feb 16, 2025Updated last year
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆32Aug 15, 2025Updated last year
- DDA solver for the van der Pol oscillator using 16-bit posits☆28Jan 23, 2025Updated last year
- # 3.Interview_Questions In my experience, the questions i faced in the interviews and the people surrounded me must have faced a couple o…☆26Jul 9, 2025Updated last year
- **RISC**uinho - A scratch in the possibilities in the universe of microcontrollers☆26Mar 18, 2026Updated 6 months ago
- Verilog library for implementing neural networks.☆27Aug 19, 2014Updated 12 years ago