SystemVerilog language-oriented exercises
☆29Jun 30, 2026Updated last month
Alternatives and similar repositories for systemverilog-homework
Users that are interested in systemverilog-homework are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog microarchitecture challenge for AI No.1☆17Aug 6, 2025Updated last year
- SystemVerilog language-oriented exercises☆175Jul 8, 2026Updated last month
- 24bit CPU with integrated GPU made in Logisim☆15Mar 3, 2026Updated 5 months ago
- ☆10Aug 30, 2024Updated last year
- SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.☆29Sep 4, 2025Updated 11 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Single Instruction Multiple Threads GPU Core with textbook Streaming Multi-Processor features☆70Jan 30, 2026Updated 6 months ago
- Z-Core - A Lightweight RISC-V Processor (RV32IMZicsr)☆15Jun 26, 2026Updated last month
- This repository is a summary of the RISC-V based MYTH workshop organised by VSD and Redwood EDA, made by Ahtesham Ahmed of grade 8.☆21May 12, 2025Updated last year
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆32Dec 5, 2024Updated last year
- A collection of commonly asked RTL design interview questions☆58May 2, 2017Updated 9 years ago
- Object-Oriented Programming☆12Aug 26, 2021Updated 4 years ago
- This repository contains a RISC-V System-on-Chip (SoC) design files implemented in SystemVerilog☆18Feb 9, 2025Updated last year
- This project was done as a part of Beginner VLSI/SoC Physical design using open-source EDA Tools workshop.☆14Nov 23, 2020Updated 5 years ago
- RISC-V Dual-Issue RV32I Core in SystemVerilog☆20Jun 26, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A curated list of AI accelerator papers, resources, tools, and open-source projects.☆152Jul 12, 2026Updated 3 weeks ago
- list of links to resources related to functional verification☆12Sep 10, 2023Updated 2 years ago
- Convert Verilog to a Hardcaml design☆22Jul 10, 2026Updated last month
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆66Jun 7, 2026Updated 2 months ago
- ElemRV - End-to-end Open-Source RISC-V Microcontroller☆116Updated this week
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 2 years ago
- ☆21Apr 16, 2022Updated 4 years ago
- ☆14Dec 10, 2022Updated 3 years ago
- This repo is for the Linkedin Learning course: Training Neural Networks in C++☆13Oct 24, 2023Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Project template for wafer.space MPW runs using the gf180mcu PDK☆42Jul 21, 2026Updated 2 weeks ago
- Hardcaml Circuits☆26Jul 10, 2026Updated last month
- Tiniest Veb Server, the efficient multiplatform open source solution to host your static stuff, written in V☆17Sep 29, 2024Updated last year
- Implementation of CORDIC Algorithms Using Verilog☆25Apr 26, 2021Updated 5 years ago
- This is a detailed SystemVerilog course☆166Mar 4, 2025Updated last year
- Репозиторий канала Verification For All☆15May 27, 2026Updated 2 months ago
- ☆11May 30, 2018Updated 8 years ago
- Mad intensive course from Moscow campus of intra42☆11Jul 3, 2022Updated 4 years ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆31Mar 5, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆19Apr 20, 2026Updated 3 months ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Dec 17, 2021Updated 4 years ago
- Commodore VIC20 core for the Tang Nano 9K FPGA with LCD Output☆12Feb 16, 2025Updated last year
- UVM-SystemC reference implementation☆20Apr 8, 2026Updated 4 months ago
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆21Sep 10, 2025Updated 11 months ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆31Aug 15, 2025Updated 11 months ago