SystemVerilog language-oriented exercises
☆30Jun 30, 2026Updated 2 months ago
Alternatives and similar repositories for systemverilog-homework
Users that are interested in systemverilog-homework are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog microarchitecture challenge for AI No.1☆17Aug 6, 2025Updated last year
- SystemVerilog language-oriented exercises☆177Jul 8, 2026Updated last month
- This repository consists of all chipdev.io practice questions☆30Oct 11, 2023Updated 2 years ago
- ☆10Aug 30, 2024Updated 2 years ago
- SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.☆29Sep 4, 2025Updated 11 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Single Instruction Multiple Threads GPU Core with textbook Streaming Multi-Processor features☆71Jan 30, 2026Updated 7 months ago
- Z-Core - A Lightweight RISC-V Processor (RV32IMZicsr)☆15Updated this week
- This repository is a summary of the RISC-V based MYTH workshop organised by VSD and Redwood EDA, made by Ahtesham Ahmed of grade 8.☆21May 12, 2025Updated last year
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆32Dec 5, 2024Updated last year
- A collection of commonly asked RTL design interview questions☆60May 2, 2017Updated 9 years ago
- Object-Oriented Programming☆12Aug 26, 2021Updated 5 years ago
- This repository contains a RISC-V System-on-Chip (SoC) design files implemented in SystemVerilog☆18Feb 9, 2025Updated last year
- This project was done as a part of Beginner VLSI/SoC Physical design using open-source EDA Tools workshop.☆14Nov 23, 2020Updated 5 years ago
- RISC-V Dual-Issue RV32I Core in SystemVerilog☆26Aug 19, 2026Updated last week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- A curated list of AI accelerator papers, resources, tools, and open-source projects.☆162Jul 12, 2026Updated last month
- Convert Verilog to a Hardcaml design☆22Jul 10, 2026Updated last month
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆67Jun 7, 2026Updated 2 months ago
- is a comprehensive, cross-platform standalone application built for modern Analog IC Designers. It streamlines the $g_m/I_D$ design metho…☆19Apr 2, 2026Updated 4 months ago
- ElemRV - End-to-end Open-Source RISC-V Microcontroller☆143Updated this week
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 2 years ago
- A repository of my Xilinx Open Hardware 2020 submission including a demo of support vector machines on PYNQ, C++ source code and projects…☆16Jun 27, 2020Updated 6 years ago
- ☆21Apr 16, 2022Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Firmware for the EBAZ4205 with HDMI extension board that implements DMA transfers to an HDMI sink☆16Sep 22, 2025Updated 11 months ago
- Чек-лист оптимизации скорости загрузки веб-сайта. В нем найдете рекомендации по серверной оптимизации, управлению кешем, сжатию ресурсов …☆10Sep 18, 2025Updated 11 months ago
- Project template for wafer.space MPW runs using the gf180mcu PDK☆43Aug 12, 2026Updated 2 weeks ago
- Hardcaml Circuits☆27Jul 10, 2026Updated last month
- Tiniest Veb Server, the efficient multiplatform open source solution to host your static stuff, written in V☆17Sep 29, 2024Updated last year
- Implementation of CORDIC Algorithms Using Verilog☆26Apr 26, 2021Updated 5 years ago
- Game Boy clone for Lattice iCE40 FPGAs☆24Mar 29, 2025Updated last year
- Материалы по курсу Углубленное изучение языка С (факультатив) для студентов МИЭТ☆12Feb 4, 2025Updated last year
- ☆11May 30, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Mad intensive course from Moscow campus of intra42☆11Jul 3, 2022Updated 4 years ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆31Mar 5, 2021Updated 5 years ago
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆20Apr 20, 2026Updated 4 months ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Dec 17, 2021Updated 4 years ago
- Commodore VIC20 core for the Tang Nano 9K FPGA with LCD Output☆12Feb 16, 2025Updated last year
- UVM-SystemC reference implementation☆21Updated this week