uwuser / MCsim
☆11Updated 3 years ago
Alternatives and similar repositories for MCsim:
Users that are interested in MCsim are comparing it to the libraries listed below
- A High-Level DRAM Timing, Power and Area Exploration Tool☆28Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆12Updated 4 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 8 months ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆65Updated last year
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Updated 6 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆26Updated last year
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆16Updated last year
- A graph linear algebra overlay☆51Updated 2 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- ☆19Updated 4 years ago
- Gem5 with PCI Express integrated.☆17Updated 6 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- ☆66Updated 4 years ago
- A Toy-Purpose TPU Simulator☆18Updated 10 months ago
- ☆91Updated last year
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- EQueue Dialect☆40Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- Fibertree emulator☆12Updated 5 months ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated last year
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆21Updated 6 years ago
- ☆35Updated 4 years ago
- ☆26Updated last year
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated 7 months ago