uwuser / MCsim
☆11Updated 3 years ago
Alternatives and similar repositories for MCsim:
Users that are interested in MCsim are comparing it to the libraries listed below
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Gem5 with PCI Express integrated.☆17Updated 6 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆28Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated 2 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- Fibertree emulator☆12Updated 4 months ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆62Updated last year
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆16Updated last year
- ☆91Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 6 years ago
- ☆29Updated this week
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆20Updated 4 years ago
- ☆25Updated 11 months ago
- ☆35Updated 3 years ago
- ☆28Updated 9 months ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 7 months ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆12Updated 4 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆39Updated 2 weeks ago
- A Toy-Purpose TPU Simulator☆16Updated 9 months ago
- ☆26Updated 7 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago