Arizona State University CSE320
☆14Mar 22, 2015Updated 11 years ago
Alternatives and similar repositories for Intel-4004-CPU-in-Verilog
Users that are interested in Intel-4004-CPU-in-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 4004 CPU and MCS-4 family chips☆53Jul 17, 2014Updated 12 years ago
- A multiple interface (intel 8080, 3-wire SPI, DPI RGB ) 5 inch TFT LCD capacitive touch screen which is compatible with teraisc DE-serie…☆22Oct 18, 2020Updated 6 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- OSCAR main source repository.☆19Sep 25, 2025Updated last year
- A re-write of the FabGL NetworkTerminal example☆12Oct 12, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA video scaler running on Intel Arria 10☆12May 28, 2019Updated 7 years ago
- A collection of portable hardware modules☆27Sep 30, 2015Updated 11 years ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 5 years ago
- MNIST Handwritten Database as JSON☆14Jan 23, 2019Updated 7 years ago
- ☆10Jan 26, 2025Updated last year
- Open Source MPPT for Lithium Batteries. Based on TI controller☆17Jul 8, 2017Updated 9 years ago
- Misc utility FPGA cores☆13Mar 21, 2023Updated 3 years ago
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆20Aug 8, 2022Updated 4 years ago
- A Disk Simulator for Interlaced Magnetic Recording Technology☆16Jun 24, 2024Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Automatic SystemVerilog linting in github actions with the help of Verible☆38Oct 23, 2024Updated last year
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆17Mar 31, 2021Updated 5 years ago
- Webapp Mips simulator☆14Jul 24, 2026Updated 2 months ago
- Simple reader sketch for Arduino IDE for ESP8266 (can be ported)☆17Sep 21, 2018Updated 8 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- ☆20Jul 5, 2026Updated 3 months ago
- Communicate with ESP32 over the internet using command line interface to save network credentials in the non-volatile memory and control …☆16Dec 9, 2021Updated 4 years ago
- Simulations from Project GrADyS on OMNET++ and INET framework☆20Apr 15, 2025Updated last year
- An 8b10b decoder and encoder in logic in VHDL☆28Apr 12, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Example SystemVerilog UVM Environment☆11Jun 23, 2015Updated 11 years ago
- A simple 8086-CPU simulator using Verilog and Quartus II☆12Jul 9, 2018Updated 8 years ago
- WIP project repo for creating branding for open source projects in an open source way☆20Nov 11, 2019Updated 6 years ago
- Youtube Music from the terminal 💻🎶☆13Oct 8, 2024Updated 2 years ago
- a simple new ISA nnISA and nnSOC nnCPU nnAs nnCc☆10Mar 15, 2020Updated 6 years ago
- ☆18Nov 4, 2024Updated last year
- Source repository for BECE Vault — the free, semester-wise notes library for Bachelor in Computer Engineering at Pokhara University. Brow…☆22Oct 11, 2026Updated last week
- ☆17Oct 6, 2023Updated 3 years ago
- Cortex-M0 DesignStart Wrapper☆24Aug 11, 2019Updated 7 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 5 years ago
- ☆41Jan 7, 2022Updated 4 years ago
- OSVVM UART Verification Components. Uart Transmitter with error injection for parity, stop, and break errors. UART Receiver verificati…☆16Oct 4, 2026Updated 2 weeks ago
- A simple DDR3 memory controller☆68Aug 20, 2026Updated last month
- Open source designs including wallpapers, logos, spinners, etc☆19Apr 7, 2021Updated 5 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆26Jan 10, 2022Updated 4 years ago
- Raiden project☆24Nov 7, 2021Updated 4 years ago