ARM-CPU implemented verilog
☆29Jan 13, 2024Updated 2 years ago
Alternatives and similar repositories for ARM-CPU
Users that are interested in ARM-CPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Implementation of an ARM LEGv8 CPU☆114Oct 3, 2018Updated 7 years ago
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆28Mar 21, 2022Updated 4 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 11 years ago
- ☆24Mar 27, 2022Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- Y80e - Z80/Z180 compatible processor extended by eZ80 instructions☆22Jul 17, 2014Updated 11 years ago
- Implemetation of pipelined ARM7TDMI processor in Verilog☆97Apr 19, 2018Updated 8 years ago
- Amber ARM-compatible core☆17Jul 17, 2014Updated 11 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- ☆10Sep 29, 2022Updated 3 years ago
- The Soldier Health Monitoring and Position Tracking System allows the military personnel to track the current GPS position of a soldier a…☆11Dec 27, 2021Updated 4 years ago
- Arizona State University CSE320☆13Mar 22, 2015Updated 11 years ago
- NeoGeo FPGA☆12May 12, 2026Updated last month
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- DMA Project using Verilog HDL☆14Dec 26, 2019Updated 6 years ago
- AVR CPU Core Implementation in Verilog HDL.☆15Oct 28, 2018Updated 7 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- DSP by FPGA☆15Sep 12, 2023Updated 2 years ago
- Zero latency gamepad POC☆18Feb 10, 2024Updated 2 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- The python code allows you to convert your roms to Darksoft format☆11Apr 24, 2026Updated 2 months ago
- Jaleco Mega System 1 Rev A☆12Oct 2, 2025Updated 9 months ago
- Verilog CAN controller that is compatible to the SJA 1000.☆17Apr 17, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Raizing FPGA Cores for Sorcer Striker, Kingdom Grandprix, Battle Garegga, Batrider and Battle Bakraid☆13Sep 11, 2023Updated 2 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 7 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆15Jul 31, 2024Updated last year
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 11 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11May 29, 2021Updated 5 years ago
- Microchip IEC/UL 60730 Class B Functional Safety Libraries - PIC32☆13Jan 4, 2016Updated 10 years ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ROM built with CMake☆11Jan 24, 2023Updated 3 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆25Jan 27, 2023Updated 3 years ago
- A verilog implementation of MIPS ISA.☆18Jul 7, 2019Updated 6 years ago
- rt_memcpy Cortex-M æ±‡ç¼–åŠ é€Ÿç‰ˆâ˜†12Jun 9, 2022Updated 4 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆18Jan 28, 2022Updated 4 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆18Jan 27, 2023Updated 3 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago