navidadelpour/ARM-CPU external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

navidadelpour/ARM-CPU

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/navidadelpour/ARM-CPU)

Close

navidadelpour / ARM-CPUView on GitHubMore

• External links
• Readme badge

ARM-CPU implemented verilog

☆29Jan 13, 2024Updated 2 years ago

Alternatives and similar repositories for ARM-CPU

Users that are interested in ARM-CPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• nxbyte / ARM-LEGv8

  View on GitHub
  Verilog Implementation of an ARM LEGv8 CPU
  ☆114Oct 3, 2018Updated 7 years ago
• yasnakateb / PipelinedARM

  View on GitHub
  💎 A 32-bit ARM Processor Implementation in Verilog HDL
  ☆28Mar 21, 2022Updated 4 years ago
• abdelazeem201 / ASIC-Implementation-UART

  View on GitHub
  This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…
  ☆15Mar 30, 2022Updated 4 years ago
• ultraembedded / altor32

  View on GitHub
  AltOr32 - Alternative Lightweight OpenRisc CPU
  ☆13Dec 17, 2015Updated 10 years ago
• freecores / ethernet_tri_mode

  View on GitHub
  10_100_1000 Mbps tri-mode ethernet MAC
  ☆11Jul 17, 2014Updated 11 years ago
• AI Agents on DigitalOcean Gradient AI Platform • Ad
  Build production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
• freecores / divider

  View on GitHub
  Hardware Division Units
  ☆10Jul 17, 2014Updated 11 years ago
• freecores / y80e

  View on GitHub
  Y80e - Z80/Z180 compatible processor extended by eZ80 instructions
  ☆22Jul 17, 2014Updated 11 years ago
• freecores / amber

  View on GitHub
  Amber ARM-compatible core
  ☆17Jul 17, 2014Updated 11 years ago
• freecores / an-fpga-implementation-of-low-latency-noc-based-mpsoc

  View on GitHub
  NoC based MPSoC
  ☆11Jul 17, 2014Updated 11 years ago
• open-fpga / bass-chip32

  View on GitHub
  ☆10Sep 29, 2022Updated 3 years ago
• FlyGoat / cpu_gs132

  View on GitHub
  Verilog code of Loongson's GS132 core
  ☆12Dec 19, 2019Updated 6 years ago
• harshilasu / Intel-4004-CPU-in-Verilog

  View on GitHub
  Arizona State University CSE320
  ☆13Mar 22, 2015Updated 11 years ago
• parithoshpoojary / soldiers-health-monitoring-and-position-tracking-system

  View on GitHub
  The Soldier Health Monitoring and Position Tracking System allows the military personnel to track the current GPS position of a soldier a…
  ☆11Dec 27, 2021Updated 4 years ago
• gyurco / NeoGeo_FPGA

  View on GitHub
  NeoGeo FPGA
  ☆12May 12, 2026Updated last month
• GPU virtual machines on DigitalOcean Gradient AI • Ad
  Get to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
• muhammedkamal / DMA-

  View on GitHub
  DMA Project using Verilog HDL
  ☆14Dec 26, 2019Updated 6 years ago
• morfeus77 / MiSTerTools

  View on GitHub
  Collection of python scripts intended for use with the MiSTer project. Custom aspect ratio calculation and modeline to video_mode conver…
  ☆12Sep 20, 2021Updated 4 years ago
• nanamake / avr_cpu

  View on GitHub
  AVR CPU Core Implementation in Verilog HDL.
  ☆15Oct 28, 2018Updated 7 years ago
• parnabghosh1004 / 8-point-2D-DCT

  View on GitHub
  2D discrete cosine transform (DCT) of an 8x8 image in verilog HDL
  ☆16Sep 2, 2022Updated 3 years ago
• ghz-ws / fpga_dsp_old

  View on GitHub
  DSP by FPGA
  ☆15Sep 12, 2023Updated 2 years ago
• freecores / pid_controller

  View on GitHub
  PID controller
  ☆25Jul 17, 2014Updated 11 years ago
• Rishikesh973 / DTMF-Receiver-Logic-Synthesis-and-Physical-Design-

  View on GitHub
  DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node
  ☆18Dec 1, 2023Updated 2 years ago
• jfedor2 / zero-latency-gamepad

  View on GitHub
  Zero latency gamepad POC
  ☆18Feb 10, 2024Updated 2 years ago
• va7deo / TerraCresta

  View on GitHub
  Nichibutsu Terra Cresta for MiSTerFPGA
  ☆10Oct 2, 2025Updated 9 months ago
• Managed Kubernetes at scale on DigitalOcean • Ad
  DigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
• Bucknalla / ip_cores

  View on GitHub
  Verilog IP Cores & Tests
  ☆13May 3, 2018Updated 8 years ago
• aluzed / MiSTer-Neogeo-Rom-Decrypter

  View on GitHub
  The python code allows you to convert your roms to Darksoft format
  ☆11Apr 24, 2026Updated 2 months ago
• va7deo / MegaSys1_A

  View on GitHub
  Jaleco Mega System 1 Rev A
  ☆12Oct 2, 2025Updated 9 months ago
• dpiegdon / verilog-can

  View on GitHub
  Verilog CAN controller that is compatible to the SJA 1000.
  ☆17Apr 17, 2021Updated 5 years ago
• eltociear / MolCA

  View on GitHub
  Code for EMNLP2023 paper "MolCA: Molecular Graph-Language Modeling with Cross-Modal Projector and Uni-Modal Adapter".
  ☆12Dec 27, 2023Updated 2 years ago
• semiDESIgner / 50daysRTLcode

  View on GitHub
  ☆17Feb 16, 2023Updated 3 years ago
• freecores / mips_16

  View on GitHub
  Educational 16-bit MIPS Processor
  ☆18Feb 16, 2019Updated 7 years ago
• raiyyanfaisal09 / RTL_NAND_Flash_controller

  View on GitHub
  ☆18Jun 3, 2019Updated 7 years ago
• fliperama86 / superpico-digital

  View on GitHub
  SuperPico Digital is a digital-to-digital HDMI mod for 2-chip SNES consoles using the Raspberry Pi Pico 2 (RP2350)
  ☆35Updated this week
• Wordpress hosting with auto-scaling - Free Trial Offer • Ad
  Fully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
• tatan432 / AES_ENCODER

  View on GitHub
  RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.
  ☆10Dec 11, 2020Updated 5 years ago
• freecores / nova

  View on GitHub
  H.264/AVC Baseline Decoder
  ☆16Jul 17, 2014Updated 11 years ago
• ehao222 / ASIC-design-example-RISC-CPU

  View on GitHub
  Base on Synopsys platform using VCS,DC,ICC,PT.
  ☆11May 29, 2021Updated 5 years ago
• MicrochipTech / classb_mcu32

  View on GitHub
  Microchip IEC/UL 60730 Class B Functional Safety Libraries - PIC32
  ☆13Jan 4, 2016Updated 10 years ago
• n64-tools / cmake-demo-rom

  View on GitHub
  ROM built with CMake
  ☆11Jan 24, 2023Updated 3 years ago
• ahegazy / mips-cpu

  View on GitHub
  A verilog implementation of MIPS ISA.
  ☆18Jul 7, 2019Updated 6 years ago
• mysterywolf / rt_memcpy_cm

  View on GitHub
  rt_memcpy Cortex-M 汇编加速版
  ☆12Jun 9, 2022Updated 4 years ago