ARM-CPU implemented verilog
☆29Jan 13, 2024Updated 2 years ago
Alternatives and similar repositories for ARM-CPU
Users that are interested in ARM-CPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Implementation of an ARM LEGv8 CPU☆114Oct 3, 2018Updated 7 years ago
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆28Mar 21, 2022Updated 4 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆23Mar 27, 2022Updated 4 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 11 years ago
- Implemetation of pipelined ARM7TDMI processor in Verilog☆94Apr 19, 2018Updated 8 years ago
- Amber ARM-compatible core☆17Jul 17, 2014Updated 11 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- ☆10Sep 29, 2022Updated 3 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- The Soldier Health Monitoring and Position Tracking System allows the military personnel to track the current GPS position of a soldier a…☆11Dec 27, 2021Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Arizona State University CSE320☆13Mar 22, 2015Updated 11 years ago
- DMA Project using Verilog HDL☆14Dec 26, 2019Updated 6 years ago
- Collection of python scripts intended for use with the MiSTer project. Custom aspect ratio calculation and modeline to video_mode conver…☆11Sep 20, 2021Updated 4 years ago
- AVR CPU Core Implementation in Verilog HDL.☆15Oct 28, 2018Updated 7 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- ☆34Sep 19, 2025Updated 7 months ago
- [Deep Unlearning-PyTorch] Class Forgetting as in paper "Deep Unlearning: Fast and Efficient Training-free Approach to Controlled Forgetti …☆15Jul 26, 2024Updated last year
- Voice Activity Detector based on MFCC features and DNN model☆29Jul 3, 2023Updated 2 years ago
- DSP by FPGA☆15Sep 12, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- PID controller☆25Jul 17, 2014Updated 11 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆15Dec 1, 2023Updated 2 years ago
- A tool to convert binary files to COE files 💫☆17Feb 28, 2026Updated 2 months ago
- Zero latency gamepad POC☆18Feb 10, 2024Updated 2 years ago
- ☆18Jun 3, 2019Updated 6 years ago
- Nichibutsu Terra Cresta for MiSTerFPGA☆10Oct 2, 2025Updated 7 months ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- Jaleco Mega System 1 Rev A☆12Oct 2, 2025Updated 7 months ago
- ☆17Feb 16, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Code for EMNLP2023 paper "MolCA: Molecular Graph-Language Modeling with Cross-Modal Projector and Uni-Modal Adapter".☆12Dec 27, 2023Updated 2 years ago
- Raizing FPGA Cores for Sorcer Striker, Kingdom Grandprix, Battle Garegga, Batrider and Battle Bakraid☆13Sep 11, 2023Updated 2 years ago
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 7 years ago
- SuperPico Digital is a digital-to-digital HDMI mod for 2-chip SNES consoles using the Raspberry Pi Pico 2 (RP2350)☆29Mar 20, 2026Updated last month
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- [EMNLP 2025 Findings] Familiarity-aware Evidence Compression for Retrieval Augmented Generation☆15Aug 20, 2025Updated 8 months ago