ARM-CPU implemented verilog
β30Jan 13, 2024Updated 2 years ago
Alternatives and similar repositories for ARM-CPU
Users that are interested in ARM-CPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Implementation of an ARM LEGv8 CPUβ115Oct 3, 2018Updated 7 years ago
- π A 32-bit ARM Processor Implementation in Verilog HDLβ28Mar 21, 2022Updated 4 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between computβ¦β15Mar 30, 2022Updated 4 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPUβ13Dec 17, 2015Updated 10 years ago
- 10_100_1000 Mbps tri-mode ethernet MACβ11Jul 17, 2014Updated 11 years ago
- Managed Database hosting by DigitalOcean β’ AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- β24Mar 27, 2022Updated 4 years ago
- Hardware Division Unitsβ10Jul 17, 2014Updated 11 years ago
- Pipelined FFT/IFFT 64 points processorβ11Jul 17, 2014Updated 11 years ago
- Implemetation of pipelined ARM7TDMI processor in Verilogβ97Apr 19, 2018Updated 8 years ago
- Amber ARM-compatible coreβ17Jul 17, 2014Updated 11 years ago
- NoC based MPSoCβ11Jul 17, 2014Updated 11 years ago
- Verilog code of Loongson's GS132 coreβ12Dec 19, 2019Updated 6 years ago
- Arizona State University CSE320β13Mar 22, 2015Updated 11 years ago
- DMA Project using Verilog HDLβ14Dec 26, 2019Updated 6 years ago
- Managed Database hosting by DigitalOcean β’ AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Collection of python scripts intended for use with the MiSTer project. Custom aspect ratio calculation and modeline to video_mode converβ¦β11Sep 20, 2021Updated 4 years ago
- AVR CPU Core Implementation in Verilog HDL.β15Oct 28, 2018Updated 7 years ago
- Processor support packagesβ20Feb 2, 2021Updated 5 years ago
- 64-bit MISC Architecture CPUβ13Dec 13, 2016Updated 9 years ago
- [Deep Unlearning-PyTorch] Class Forgetting as in paper "Deep Unlearning: Fast and Efficient Training-free Approach to Controlled Forgettiβ¦β16Jul 26, 2024Updated last year
- Voice Activity Detector based on MFCC features and DNN modelβ30Jul 3, 2023Updated 2 years ago
- DSP by FPGAβ15Sep 12, 2023Updated 2 years ago
- PID controllerβ25Jul 17, 2014Updated 11 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process nodeβ18Dec 1, 2023Updated 2 years ago
- Proton VPN Special Offer - Get 70% off β’ AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Nichibutsu Terra Cresta for MiSTerFPGAβ10Oct 2, 2025Updated 8 months ago
- It's a basic computer designed using VERILOG on XILINX FPGA architecture.β15Mar 5, 2017Updated 9 years ago
- Verilog IP Cores & Testsβ13May 3, 2018Updated 8 years ago
- Jaleco Mega System 1 Rev Aβ12Oct 2, 2025Updated 8 months ago
- Verilog CAN controller that is compatible to the SJA 1000.β17Apr 17, 2021Updated 5 years ago
- β17Feb 16, 2023Updated 3 years ago
- Educational 16-bit MIPS Processorβ18Feb 16, 2019Updated 7 years ago
- β18Jun 3, 2019Updated 7 years ago
- SuperPico Digital is a digital-to-digital HDMI mod for 2-chip SNES consoles using the Raspberry Pi Pico 2 (RP2350)β30Mar 20, 2026Updated 2 months ago
- End-to-end encrypted email - Proton Mail β’ AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repoβ15Jul 31, 2024Updated last year
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.β10Dec 11, 2020Updated 5 years ago
- H.264/AVC Baseline Decoderβ16Jul 17, 2014Updated 11 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.β11May 29, 2021Updated 5 years ago
- openMSP430 CPU core (from OpenCores)β22Oct 14, 2022Updated 3 years ago
- ROM built with CMakeβ11Jan 24, 2023Updated 3 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flowβ25Jan 27, 2023Updated 3 years ago