ARM-CPU implemented verilog
☆29Jan 13, 2024Updated 2 years ago
Alternatives and similar repositories for ARM-CPU
Users that are interested in ARM-CPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Implementation of an ARM LEGv8 CPU☆113Oct 3, 2018Updated 7 years ago
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆27Mar 21, 2022Updated 4 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- ☆23Mar 27, 2022Updated 3 years ago
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 11 years ago
- Amber ARM-compatible core☆16Jul 17, 2014Updated 11 years ago
- Implemetation of pipelined ARM7TDMI processor in Verilog☆94Apr 19, 2018Updated 7 years ago
- ☆10Sep 29, 2022Updated 3 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- Arizona State University CSE320☆12Mar 22, 2015Updated 11 years ago
- DMA Project using Verilog HDL☆14Dec 26, 2019Updated 6 years ago
- Collection of python scripts intended for use with the MiSTer project. Custom aspect ratio calculation and modeline to video_mode conver…☆11Sep 20, 2021Updated 4 years ago
- AVR CPU Core Implementation in Verilog HDL.☆14Oct 28, 2018Updated 7 years ago
- Processor support packages☆20Feb 2, 2021Updated 5 years ago
- 2D discrete cosine transform (DCT) of an 8x8 image in verilog HDL☆16Sep 2, 2022Updated 3 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- Voice Activity Detector based on MFCC features and DNN model☆29Jul 3, 2023Updated 2 years ago
- PID controller☆25Jul 17, 2014Updated 11 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆14Dec 1, 2023Updated 2 years ago
- A tool to convert binary files to COE files 💫☆17Feb 28, 2026Updated 3 weeks ago
- Zero latency gamepad POC☆18Feb 10, 2024Updated 2 years ago
- It's a basic computer designed using VERILOG on XILINX FPGA architecture.☆15Mar 5, 2017Updated 9 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- The python code allows you to convert your roms to Darksoft format☆11Oct 28, 2020Updated 5 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11May 29, 2021Updated 4 years ago
- Jaleco Mega System 1 Rev A☆12Oct 2, 2025Updated 5 months ago
- Code for EMNLP2023 paper "MolCA: Molecular Graph-Language Modeling with Cross-Modal Projector and Uni-Modal Adapter".☆12Dec 27, 2023Updated 2 years ago
- Look Back to Reason Forward: Revisitable Memory for Long-Context LLM Agents☆26Mar 9, 2026Updated 2 weeks ago
- ☆17Feb 16, 2023Updated 3 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆16Apr 17, 2021Updated 4 years ago
- Raizing FPGA Cores for Sorcer Striker, Kingdom Grandprix, Battle Garegga, Batrider and Battle Bakraid☆13Sep 11, 2023Updated 2 years ago
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 7 years ago
- ☆18Jun 3, 2019Updated 6 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- Graduate Student Resume (MIT inspired resume format)☆10Aug 5, 2020Updated 5 years ago
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 11 years ago