ARM-CPU implemented verilog
☆30Jan 13, 2024Updated 2 years ago
Alternatives and similar repositories for ARM-CPU
Users that are interested in ARM-CPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Implementation of an ARM LEGv8 CPU☆114Oct 3, 2018Updated 7 years ago
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆30Mar 21, 2022Updated 4 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 12 years ago
- Y80e - Z80/Z180 compatible processor extended by eZ80 instructions☆23Jul 17, 2014Updated 12 years ago
- Implemetation of pipelined ARM7TDMI processor in Verilog☆97Apr 19, 2018Updated 8 years ago
- Amber ARM-compatible core☆18Jul 17, 2014Updated 12 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 12 years ago
- ☆25Mar 27, 2022Updated 4 years ago
- ☆10Sep 29, 2022Updated 3 years ago
- Arizona State University CSE320☆14Mar 22, 2015Updated 11 years ago
- 2D discrete cosine transform (DCT) of an 8x8 image in verilog HDL☆16Sep 2, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- NeoGeo FPGA☆12May 12, 2026Updated 4 months ago
- Collection of python scripts intended for use with the MiSTer project. Custom aspect ratio calculation and modeline to video_mode conver…☆12Sep 20, 2021Updated 5 years ago
- AVR CPU Core Implementation in Verilog HDL.☆15Oct 28, 2018Updated 7 years ago
- DMA Project using Verilog HDL☆15Dec 26, 2019Updated 6 years ago
- DSP by FPGA☆15Sep 12, 2023Updated 3 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆16Jul 31, 2024Updated 2 years ago
- Processor support packages☆23Feb 2, 2021Updated 5 years ago
- PID controller☆25Jul 17, 2014Updated 12 years ago
- Zero latency gamepad POC☆18Feb 10, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆17Feb 16, 2023Updated 3 years ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- A tool to convert binary files to COE files 💫☆18Jun 24, 2026Updated 2 months ago
- Nichibutsu Terra Cresta for MiSTerFPGA☆10Oct 2, 2025Updated 11 months ago
- The python code allows you to convert your roms to Darksoft format☆13Apr 24, 2026Updated 4 months ago
- Jaleco Mega System 1 Rev A☆12Oct 2, 2025Updated 11 months ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- Raizing FPGA Cores for Sorcer Striker, Kingdom Grandprix, Battle Garegga, Batrider and Battle Bakraid☆13Sep 11, 2023Updated 3 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆19Apr 17, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Educational 16-bit MIPS Processor☆17Feb 16, 2019Updated 7 years ago
- Band Structure and Density of States computation of the Brillouin Zone.☆16Updated this week
- ☆19Jun 3, 2019Updated 7 years ago
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 12 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆20Jan 27, 2023Updated 3 years ago
- This repo is for synopsys icc2 flow for skywater 130nm PDK☆15Feb 7, 2023Updated 3 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11May 29, 2021Updated 5 years ago