tomverbeure / yosys_gatemapLinks
An example that shows how to map a design to a custom cell library.
☆13Updated 2 years ago
Alternatives and similar repositories for yosys_gatemap
Users that are interested in yosys_gatemap are comparing it to the libraries listed below
Sorting:
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated last week
- RISC-V Processor written in Amaranth HDL☆38Updated 3 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 3 months ago
- USB virtual model in C++ for Verilog☆31Updated 8 months ago
- cocotb extension for nMigen☆17Updated 3 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 7 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated 2 years ago
- PicoRV☆44Updated 5 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆29Updated 10 months ago
- ☆34Updated 4 years ago
- ☆33Updated 2 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago
- ☆14Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last month
- ☆18Updated 4 years ago
- Small footprint and configurable HyperBus core☆12Updated 3 years ago
- ☆22Updated 3 years ago
- ☆39Updated 2 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- RTLMeter benchmark suite☆20Updated last week
- A padring generator for ASICs☆25Updated 2 years ago
- ☆44Updated 3 months ago
- Yosys plugin for logic locking and supply-chain security☆22Updated 3 months ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Experiments with Yosys cxxrtl backend☆49Updated 5 months ago