tomverbeure / yosys_gatemap
An example that shows how to map a design to a custom cell library.
☆12Updated 2 years ago
Alternatives and similar repositories for yosys_gatemap:
Users that are interested in yosys_gatemap are comparing it to the libraries listed below
- A padring generator for ASICs☆25Updated last year
- USB virtual model in C++ for Verilog☆29Updated 6 months ago
- ☆33Updated 2 years ago
- Atom Hardware IDE☆13Updated 3 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- cocotb extension for nMigen☆16Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 3 months ago
- ☆22Updated 3 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated last month
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- AXI Formal Verification IP☆20Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- ☆36Updated 2 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Library of FPGA architectures☆18Updated 3 weeks ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆38Updated 4 years ago
- Small footprint and configurable HyperBus core☆11Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated this week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆44Updated last week
- mantle library☆44Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆46Updated 5 months ago
- FPGA board-level debugging and reverse-engineering tool☆36Updated 2 years ago
- ☆39Updated 2 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆13Updated 4 years ago