timot3 / ECE385-EthernetLinks
ECE 385 Final Project -- Ethernet on MAX10 DE10-Lite FPGA and Nios II soft processor
☆13Updated 3 years ago
Alternatives and similar repositories for ECE385-Ethernet
Users that are interested in ECE385-Ethernet are comparing it to the libraries listed below
Sorting:
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Updated 3 years ago
- ☆14Updated 3 years ago
- ☆39Updated 3 years ago
- I2S transciever implemented in Verilog HDL☆32Updated 8 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆183Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆48Updated 8 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆61Updated 2 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆69Updated last year
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- ☆45Updated 2 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆59Updated 4 years ago
- ☆34Updated last year
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Updated last year
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆81Updated last year
- Portable HyperRAM controller☆60Updated 11 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Wishbone controlled I2C controllers☆53Updated 11 months ago
- Example Verilog code for Ulx3s☆42Updated 3 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- A breakout board for FPGA Mezzanine Card (FMC) Low-pin count connectors.☆21Updated 6 years ago
- Small (Q)SPI flash memory programmer in Verilog☆65Updated 3 years ago
- Spen's Official OpenOCD Mirror☆50Updated 7 months ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆56Updated 2 years ago
- A simple three-stage RISC-V CPU☆24Updated 4 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆33Updated 8 months ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆104Updated 2 months ago