timot3 / ECE385-Ethernet
ECE 385 Final Project -- Ethernet on MAX10 DE10-Lite FPGA and Nios II soft processor
☆12Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for ECE385-Ethernet
- SpinalHDL USB system for the ULPI based Arrow DECA board☆19Updated 2 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Mini CPU design with JTAG UART support☆18Updated 3 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆22Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆36Updated 6 months ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆18Updated 8 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆18Updated 3 weeks ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆15Updated last year
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Master-thesis-final☆17Updated last year
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆22Updated 5 years ago
- A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.☆21Updated 3 years ago
- Use ECP5 JTAG port to interact with user design☆24Updated 3 years ago
- ☆18Updated 4 years ago
- ☆14Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆24Updated 3 years ago
- SDRAM controller with multiple wishbone slave ports☆28Updated 6 years ago
- RV32I single cycle simulation on open-source software Logisim.☆16Updated 2 years ago
- CRUVI Standard Specifications☆17Updated 6 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated last year
- USB DFU bootloader gateware / firmware for FPGAs☆60Updated last month
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆48Updated last year
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆27Updated last year
- Simplified environment for litex☆13Updated 4 years ago
- ULPI Link Wrapper (USB Phy Interface)☆24Updated 4 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆17Updated 2 years ago
- ☆35Updated 2 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆20Updated 2 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆52Updated 3 years ago
- DSP WishBone Compatible Cores☆13Updated 10 years ago