DVI to LVDS Verilog converter
☆25Sep 3, 2016Updated 9 years ago
Alternatives and similar repositories for dvi_lvds
Users that are interested in dvi_lvds are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.☆53Nov 23, 2013Updated 12 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- Basic code that displays simple shapes generated from Lattice FPGA directly to LVDS display☆29Jun 16, 2015Updated 11 years ago
- Numerical simulation platform to evaluate the performances of a 480 Gb/s optical coherent communication system using different advanced t…☆12Sep 2, 2020Updated 5 years ago
- 360nosc0pe Yocto build environment☆13Aug 27, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- ☆11Jul 12, 2022Updated 4 years ago
- I2C ROM for EDID (Extended Display Identification Data) on FPGAs☆25Nov 13, 2015Updated 10 years ago
- Firmware for the Cypress EZ-USB FX3 microcontroller on the FreeSRP☆18Apr 15, 2017Updated 9 years ago
- ☆16Jan 9, 2022Updated 4 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- ZX80/81 implementation for the Ulx3s☆12May 4, 2022Updated 4 years ago
- python example for reading Texas Instruments battery gas gauge ICs like bq27545, bq27541 via HDQ protocol. Successfully read data from se…☆16Nov 7, 2022Updated 3 years ago
- Vivado project for Xilinx Artix FPGA, used in logic analyzer☆14Jul 16, 2021Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- HDMI Audio/Video signal generation for HW emulators of retro comuters☆12Mar 23, 2016Updated 10 years ago
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 5 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 3 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆18Dec 12, 2025Updated 7 months ago
- Quickly update a bitstream with new RAM contents☆17Jun 8, 2021Updated 5 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 5 years ago
- ☆10Mar 20, 2023Updated 3 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- u8g2 stm32 CubeMX HAL i2c ssd1306 noname dispalay example☆12Nov 12, 2018Updated 7 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Opensource building blocks for TinyFPGA microcontrollers and retro computers.☆18Sep 29, 2017Updated 8 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- OpenVX for Android☆14Jun 13, 2015Updated 11 years ago
- Programmable Arcade Circuit Emulation☆15Oct 14, 2017Updated 8 years ago
- Files, Firmware and Software for the MiniPOV4 color light-painting kit☆17Dec 30, 2016Updated 9 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆68Oct 20, 2022Updated 3 years ago
- A VHDL implementation of an Ethernet MAC☆17Aug 13, 2012Updated 13 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆82Mar 14, 2026Updated 4 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Mar 19, 2026Updated 4 months ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 8 years ago
- Miscellaneous prototype hardware that wasn't major enough to warrant a dedicated repo☆17Aug 1, 2025Updated 11 months ago
- Simple 6502 system on a ULX3S FPGA board☆19Feb 26, 2020Updated 6 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- Digital Test board for an Open Source FPGA Oscilloscope☆20Aug 11, 2020Updated 5 years ago
- SDL-1.2 port to AmigaOS/m68k☆19Aug 29, 2019Updated 6 years ago