Single Cycle 32 bit MIPS
☆20Dec 24, 2022Updated 3 years ago
Alternatives and similar repositories for mips_cpu
Users that are interested in mips_cpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Logarithmic DAC for AY8913 and SN76489 programmable sound generators (Done as part of Zero To ASIC Analog course)☆11Jun 1, 2024Updated last year
- A project aimed at teaching how to build an OS from scratch in C and Rust☆47Mar 26, 2026Updated last month
- Version 1.1 of my 8-bit, TTL computer.☆13Apr 22, 2026Updated last week
- ☆22Apr 24, 2026Updated last week
- Sub 1GHz IoT Transceiver☆13Apr 14, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆19Apr 29, 2026Updated last week
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆82Dec 1, 2022Updated 3 years ago
- Jupyter notebooks and Python utilities for power electronics analysis — EMC, magnetics optimization, impedance fitting☆13Mar 18, 2026Updated last month
- Resources for my first book☆23Jun 21, 2023Updated 2 years ago
- Mirror of the PipeWire repository (see https://gitlab.freedesktop.org/pipewire/pipewire/)☆18Updated this week
- Misc utility FPGA cores☆13Mar 21, 2023Updated 3 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆22Feb 24, 2026Updated 2 months ago
- AXI PSRAM Controller IP for use with Digilent Nexys 4☆10May 20, 2022Updated 3 years ago
- A 10bit SAR ADC in Sky130☆36Dec 4, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆15Oct 17, 2017Updated 8 years ago
- Wheel odometry for differential drive robots☆16Apr 19, 2022Updated 4 years ago
- Docsets to use in Dash/Zeal☆17Jan 10, 2023Updated 3 years ago
- Reference designs and firmware for open-source RISC-V core implementation on MX10 and SpiderSoM☆17Nov 11, 2022Updated 3 years ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- An android app consuming pixabay api.☆10Sep 26, 2022Updated 3 years ago
- ☆35Nov 24, 2021Updated 4 years ago
- ROS2 package microcontroller interface☆13Feb 12, 2025Updated last year
- 32 bit RISC-V CPU implementation in Verilog☆34Feb 9, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Example SystemVerilog UVM Environment☆10Jun 23, 2015Updated 10 years ago
- Where I keep all the Manim code I use for my videos☆20Sep 17, 2025Updated 7 months ago
- An Inexpensive Vector Network Analyzer Project for the Walla Walla University Electronics II Class☆12Jun 10, 2019Updated 6 years ago
- Youtube Music from the terminal 💻🎶☆12Oct 8, 2024Updated last year
- Simple graphics engine capable of rendering wavefront .obj files☆26Mar 31, 2026Updated last month
- Mini RISC-V CPU☆10Dec 26, 2019Updated 6 years ago
- Assembler and IDE for NXP/Freescale/Motorola's HC11, HC12, S12, S12X, and XGATE CPUs☆22Mar 29, 2024Updated 2 years ago
- Verilog implementation of a ultrasonic radar☆19Jan 7, 2018Updated 8 years ago
- Cyclone V FPGA board for UnAmiga project with new addon 6 Buttons Megadrive Joystick☆14Jun 24, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Minimig☆12Feb 15, 2016Updated 10 years ago
- Two Stage CMOS Operational Amplifier IP Design using Skywater 130nm Technology☆25Jul 23, 2022Updated 3 years ago
- An rewrite of Think DSP: Digital Signal Processing in Python, by Allen B. Downey using Haskell☆10Nov 25, 2024Updated last year
- Next generation PowerPC library for classic AmigaOS (work in progress)☆13Feb 5, 2024Updated 2 years ago
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆30Mar 18, 2023Updated 3 years ago
- Manic Miner: Retro! - pixel perfect Z80 to C++ port (WIP) of the classic ZX Spectrum 8-bit game☆18Mar 1, 2021Updated 5 years ago
- Educational Verilog CPU Implementations of a Tiny Instruction Set☆14Oct 22, 2019Updated 6 years ago