Single Cycle 32 bit MIPS
☆20Dec 24, 2022Updated 3 years ago
Alternatives and similar repositories for mips_cpu
Users that are interested in mips_cpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Logarithmic DAC for AY8913 and SN76489 programmable sound generators (Done as part of Zero To ASIC Analog course)☆11Jun 1, 2024Updated 2 years ago
- Slightly improved SAP-1 CPU in Verilog for the Mojo FPGA board - has separate address bus.☆14Oct 5, 2026Updated 3 weeks ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- JavaFX high quality local music player☆11Jul 18, 2017Updated 9 years ago
- Jupyter notebooks and Python utilities for power electronics analysis — EMC, magnetics optimization, impedance fitting☆13Mar 18, 2026Updated 7 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆85Dec 1, 2022Updated 3 years ago
- ☆17Apr 22, 2019Updated 7 years ago
- An rtl-tcp compatible, IQ server for LimeSDR Mini☆18Aug 1, 2020Updated 6 years ago
- A Single Cycle Risc-V 32 bit CPU☆79Jan 14, 2026Updated 9 months ago
- Misc utility FPGA cores☆13Mar 21, 2023Updated 3 years ago
- Repository for the Advanced Electronics Laboratory course (MFN1324) at University of Torino, Physics Department☆13Jun 4, 2026Updated 5 months ago
- Where I keep all the Manim code I use for my videos☆20Sep 17, 2025Updated last year
- Resources for my first book☆22Jun 21, 2023Updated 3 years ago
- 32 bit RISC-V CPU implementation in Verilog☆36Feb 9, 2022Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Next generation PowerPC library for classic AmigaOS (work in progress)☆13Feb 5, 2024Updated 2 years ago
- This example shows how to use Blocky in a desktop application.☆10Aug 1, 2018Updated 8 years ago
- Example SystemVerilog UVM Environment☆11Jun 23, 2015Updated 11 years ago
- Assembler and IDE for NXP/Freescale/Motorola's HC11, HC12, S12, S12X, and XGATE CPUs☆22Mar 29, 2024Updated 2 years ago
- Dump the Kickstart 1.3 boot logo or patch it from an SVG file☆12Sep 15, 2023Updated 3 years ago
- A 10bit SAR ADC in Sky130☆43Dec 4, 2022Updated 3 years ago
- Verilog implementation of a ultrasonic radar☆21Jan 7, 2018Updated 8 years ago
- ☆25Apr 24, 2026Updated 6 months ago
- Reference designs and firmware for open-source RISC-V core implementation on MX10 and SpiderSoM☆18Nov 11, 2022Updated 3 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Modula-2 syntax highlighting for Visual Studio Code☆12Feb 11, 2019Updated 7 years ago
- A graphical editor for producing publication-quality circuit diagrams with CircuiTikZ LaTeX.☆21Sep 26, 2026Updated last month
- ☆18Dec 13, 2022Updated 3 years ago
- Small PCB holding LEDs and light pipe assembly for A1200 case☆10Aug 17, 2021Updated 5 years ago
- Open-source virtual microscope lab: real microorganisms, cell cultures and plant tissues whose life emerges from physics (soft bodies, lo…☆22Oct 23, 2026Updated last week
- Mini RISC-V CPU☆11Dec 26, 2019Updated 6 years ago
- Ada-tailored UML Modeling Language☆12May 14, 2023Updated 3 years ago
- Minimig☆13Feb 15, 2016Updated 10 years ago
- Brutus-28 PAL decoder board design files, firmware, and host software☆12Dec 19, 2025Updated 10 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Tools, frameworks, and resources for testing embedded and low-level software☆15Sep 17, 2026Updated last month
- v8cpu is a simple multi-cycle von Neumann architecture 8-bit CPU in under 500 lines of Verilog.☆15Feb 24, 2018Updated 8 years ago
- Port of ciccreator to Python☆23Sep 29, 2026Updated last month
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆33Mar 18, 2023Updated 3 years ago
- Interactive phased array visualizer for 3D beamforming and antenna patterns (didactic tool)☆14May 24, 2026Updated 5 months ago
- Open-source tools for the complete PCB design workflow: AI-assisted EDA, schematic capture, SPICE simulation, signal integrity, layout au…☆19Jul 3, 2026Updated 4 months ago
- My survey of literature on compilers for AI models☆13Aug 9, 2021Updated 5 years ago