komed3 / 8-bit-aluLinks
Project to build an 8-bit arithmetic logic unit (ALU) consisting only of transistors
☆11Updated 3 years ago
Alternatives and similar repositories for 8-bit-alu
Users that are interested in 8-bit-alu are comparing it to the libraries listed below
Sorting:
- PCB layout for my cheap FPGA HDMI experimenting board☆10Updated 11 years ago
- ☆17Updated last year
- A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.☆22Updated 4 years ago
- Xilinx Bitstream Format Library. Easily read .bit files from C programs.☆14Updated 9 years ago
- Firmware for the Cypress EZ-USB FX3 microcontroller on the FreeSRP☆17Updated 8 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆32Updated 8 years ago
- RV32I single cycle simulation on open-source software Logisim.☆20Updated 2 years ago
- XC2064 bitstream documentation☆17Updated 6 years ago
- OpenRISC 1000 processor module for IDA 7.x☆13Updated last year
- IBM PC Compatible SoC for a commercially available FPGA board☆71Updated 8 years ago
- 🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA☆45Updated 2 weeks ago
- Mega/Xmega soft core RTL design.☆11Updated 5 years ago
- SATA sniffing☆14Updated 3 years ago
- Next186 SoC PC☆16Updated 11 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- Zet - The x86 (IA-32) open implementation☆21Updated 11 years ago
- Verilog implementation of the 32-bit version of the Blake2 hash function☆21Updated 5 months ago
- Mirror of git://git.zerfleddert.de/usb-driver☆20Updated 12 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- USB 1.1 Device IP Core☆21Updated 7 years ago
- Pinky (8-bit CPU) written in Verilog and an Assembler written in Python 3☆19Updated 6 years ago
- ☆12Updated last year
- Dual-core 16-bit RISC processor☆11Updated last year
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Updated 9 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆19Updated last year
- EDA Tools: Xilinx ISE 14.7 Dockerfile☆21Updated 3 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- Collection of Raspberry Pi Pico board adapters for use with Pico-DirtyJTAG☆14Updated last year
- River Raid game on FPGA☆24Updated 8 years ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆31Updated last year