Alternatives and similar repositories for toolchains_riscv_gnu

Users that are interested in toolchains_riscv_gnu are comparing it to the libraries listed below

• agoessling / rules_vivado
  Bazel rules for Xilinx Vivado
  ☆19Updated 2 years ago
• hexdae / toolchains_arm_gnu
  ARM embedded toolchains for Bazel
  ☆121Updated 3 months ago
• edatasheets / digital-datasheets
  ☆12Updated 4 months ago
• bazelembedded / bazel-embedded
  Tools for embedded/bare-metal development using bazel
  ☆110Updated last year
• hdl / bazel_rules_hdl
  Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…
  ☆131Updated 3 weeks ago
• Lightelligence / rules_verilog
  Bazel build rules for compiling Verilog
  ☆21Updated last year
• mjbots / rules_mbed
  bazel rules for building mbed-os embedded binaries
  ☆21Updated 5 months ago
• hzeller / bant
  Bazel/Build Analysis and Navigation Tool
  ☆19Updated last week
• antmicro / meta-antmicro
  ☆17Updated last month
• kkiningh / rules_verilator
  Bazel build rules for Verilator
  ☆24Updated last year
• atopile / hil
  Hardware-In-the-Loop (HiL ⛰️) for high-quality validation 🧪 everywhere 🚀
  ☆19Updated 2 weeks ago
• getinstachip / vpm
  Verilog package manager written in Rust
  ☆144Updated 8 months ago
• bazelbuild / rules_platform
  ☆11Updated last week
• RobertBaruch / amaranth-exercises
  ☆24Updated 9 months ago
• PyFPGA / HDLconv
  HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…
  ☆24Updated 3 months ago
• asyncvlsi / actflow
  Top-level repository for the ACT EDA flow
  ☆28Updated last week
• antmicro / warp-pipe
  ☆15Updated 8 months ago
• blackmesalabs / sump3
  sump3 logic analyzer
  ☆19Updated last month
• erenon / bazel_clang_tidy
  Run clang-tidy on Bazel C++ targets directly, efficiently, with caching enabled
  ☆116Updated last month
• martis42 / depend_on_what_you_use
  Bazel tool for making sure your C++ dependencies match your include statements
  ☆77Updated this week
• chaseruskin / orbit
  Package manager and build system for VHDL, Verilog, and SystemVerilog
  ☆46Updated last week
• antmicro / gmsl-serializer
  Experimental GMSL2 serializer board compatible with Antmicro MIPI CSI video accessories
  ☆15Updated 2 months ago
• JdeRobot / FPGA-robotics
  Verilog library for developing robotics applications using FPGAs
  ☆70Updated 10 months ago
• antmicro / kenning-pipeline-manager
  ☆21Updated last week
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆137Updated last month
• FPGA-House-AG / BrightAI-Blackwire
  BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard
  ☆48Updated last year
• openXC7 / toolchain-nix
  Nix flake for openXC7
  ☆38Updated 2 months ago
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆23Updated 2 years ago
• wyvernSemi / vproc
  Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments
  ☆60Updated last week
• atopile / faebryk
  Open-source software-defined EDA
  ☆30Updated 5 months ago