hexdae / toolchains_riscv_gnuLinks
RISC-V bazel toolchains for GCC compilation
☆12Updated last year
Alternatives and similar repositories for toolchains_riscv_gnu
Users that are interested in toolchains_riscv_gnu are comparing it to the libraries listed below
Sorting:
- Bazel rules for Xilinx Vivado☆20Updated 3 years ago
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆148Updated this week
- ARM embedded toolchains for Bazel☆139Updated last month
- ☆19Updated 3 weeks ago
- Tools for embedded/bare-metal development using bazel☆112Updated last year
- PCB tooling by Diode Computers, Inc.☆123Updated this week
- Verilog package manager written in Rust☆143Updated last year
- A work-in-progress board-level hardware description language (HDL) providing design automation through generators and block polymorphism.☆86Updated this week
- ☆12Updated 10 months ago
- ☆37Updated 2 weeks ago
- Bazel build rules for compiling Verilog☆21Updated last year
- Bazel/Build Analysis and Navigation Tool☆26Updated 3 weeks ago
- Hardware-In-the-Loop (HiL ⛰️) for high-quality validation 🧪 everywhere 🚀☆26Updated 6 months ago
- bazel rules for building mbed-os embedded binaries☆21Updated 4 months ago
- Open source AMD Xilinx Kria UltraScale+ SoM baseboard☆56Updated 10 months ago
- ☆83Updated this week
- The Kria Robotics Stack (KRS) is a ROS 2 superset for industry, an integrated set of robot libraries and utilities to accelerate the deve…☆57Updated 11 months ago
- Bazel build rules for Verilator☆24Updated last year
- Simple and SCM-friendly KiCad file parser based on Python dataclasses for KiCad 6.0 and up.☆108Updated last year
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆143Updated 7 months ago
- Experimental GMSL2 serializer board compatible with Antmicro MIPI CSI video accessories☆19Updated 8 months ago
- Example of how to get started with olofk/fusesoc.☆18Updated 4 years ago
- Open-source software-defined EDA☆31Updated 11 months ago
- Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.☆64Updated last month
- A SystemVerilog Language Server☆187Updated 7 months ago
- kicad s-expression schematic/layout file manipulation☆181Updated last year
- FOSS Flow For FPGA☆413Updated 10 months ago
- Cross-version python API for KiCAD pcbnew v5-v9. Use it to make action plugins, GUI scripting, and anything headless☆75Updated 10 months ago
- Nix flake for openXC7☆43Updated 7 months ago
- Raptor end-to-end FPGA Compiler and GUI☆90Updated 11 months ago