Alternatives and similar repositories for toolchains_riscv_gnu:

Users that are interested in toolchains_riscv_gnu are comparing it to the libraries listed below

• agoessling / rules_vivado
  Bazel rules for Xilinx Vivado
  ☆18Updated 2 years ago
• edatasheets / digital-datasheets
  ☆12Updated 2 months ago
• hexdae / toolchains_arm_gnu
  ARM embedded toolchains for Bazel
  ☆118Updated 3 weeks ago
• hdl / bazel_rules_hdl
  Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…
  ☆128Updated this week
• Lightelligence / rules_verilog
  Bazel build rules for compiling Verilog
  ☆21Updated last year
• bazelembedded / bazel-embedded
  Tools for embedded/bare-metal development using bazel
  ☆109Updated 11 months ago
• antmicro / meta-antmicro
  ☆17Updated last week
• mjbots / rules_mbed
  bazel rules for building mbed-os embedded binaries
  ☆21Updated 2 months ago
• bazelbuild / rules_platform
  ☆10Updated last year
• hzeller / bant
  Bazel/Build Analysis and Navigation Tool
  ☆16Updated this week
• getinstachip / vpm
  Verilog package manager written in Rust
  ☆143Updated 5 months ago
• BerkeleyHCI / PolymorphicBlocks
  A work-in-progress board-level hardware description language (HDL) providing design automation through generators and block polymorphism.
  ☆76Updated this week
• kkiningh / rules_verilator
  Bazel build rules for Verilator
  ☆24Updated 11 months ago
• erenon / bazel_clang_tidy
  Run clang-tidy on Bazel C++ targets directly, efficiently, with caching enabled
  ☆113Updated last month
• bazelembedded / rules_cc_toolchain
  A new hermetic toolchain for bazel
  ☆34Updated 2 years ago
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆133Updated 3 months ago
• MaxXSoft / fst-tools
  Tools for manipulating Fast Signal Trace (FST) format waveforms.
  ☆15Updated 7 months ago
• asyncvlsi / actflow
  Top-level repository for the ACT EDA flow
  ☆27Updated this week
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆89Updated 6 months ago
• bl0x / learn-fpga-amaranth
  Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL
  ☆101Updated 8 months ago
• olofk / corescore
  CoreScore
  ☆146Updated 2 months ago
• martis42 / depend_on_what_you_use
  Bazel tool for making sure your C++ dependencies match your include statements
  ☆74Updated 2 weeks ago
• diodeinc / openvcf
  Open Source NFC contact card
  ☆26Updated 5 months ago
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆76Updated 3 months ago
• olofk / vidbo
  Virtual Development Board
  ☆59Updated 3 years ago
• mjbots / rpi_bazel
  Rasbperry pi bazel cross compile rules
  ☆48Updated 2 months ago
• pieter3d / simview
  ☆77Updated last year
• vmunoz82 / eda_tools
  A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …
  ☆43Updated last year
• antmicro / kria-k26-devboard
  Open source AMD Xilinx Kria UltraScale+ SoM baseboard
  ☆45Updated 2 months ago
• Kobzon86 / Convolutional-Neural-Network-using-SystemVerilog
  Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )
  ☆58Updated 4 months ago