johonkanen / vhdl_motor_drive_simulatorLinks
VHDL source file project for a hardware in the loop simulation of a permanen magnet motor with field oriented control design
☆10Updated 2 years ago
Alternatives and similar repositories for vhdl_motor_drive_simulator
Users that are interested in vhdl_motor_drive_simulator are comparing it to the libraries listed below
Sorting:
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆23Updated 2 weeks ago
- general-cores☆21Updated last month
- JESD204b modules in VHDL☆30Updated 6 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆64Updated last week
- A lightweight Controller Area Network (CAN) controller in VHDL☆28Updated 10 months ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated last year
- Slides and lab instructions for the mastering MicroBlaze session☆36Updated 3 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆44Updated 3 years ago
- VHDL PCIe Transceiver☆30Updated 5 years ago
- ☆32Updated 2 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆34Updated 6 months ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆29Updated 7 months ago
- Small footprint and configurable JESD204B core☆45Updated 3 months ago
- Fixed-point math library with VHDL, Python and MATLAB support☆27Updated 3 weeks ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 13 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆74Updated 2 years ago
- Network protocol libraries for VHDL test benches☆12Updated 3 months ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆37Updated last year
- An 8b10b decoder and encoder in logic in VHDL☆21Updated 4 years ago
- Drawio => VHDL and Verilog☆57Updated last year
- This repository contains synthesizable examples which use the PoC-Library.☆38Updated 4 years ago
- An open-source HDL register code generator fast enough to run in real time.☆73Updated 2 weeks ago
- A current mode buck converter on the SKY130 PDK☆30Updated 4 years ago
- Xilinx virtual cable server for generic FTDI 4232H.