johonkanen / vhdl_motor_drive_simulatorLinks
VHDL source file project for a hardware in the loop simulation of a permanen magnet motor with field oriented control design
☆10Updated 2 years ago
Alternatives and similar repositories for vhdl_motor_drive_simulator
Users that are interested in vhdl_motor_drive_simulator are comparing it to the libraries listed below
Sorting:
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆23Updated last month
- JESD204b modules in VHDL☆30Updated 6 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆28Updated 5 months ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 4 months ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆43Updated 3 years ago
- A tube guitar amplifier power supply VHDL project☆17Updated 7 months ago
- An open-source HDL register code generator fast enough to run in real time.☆71Updated this week
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated 11 months ago
- general-cores☆19Updated last week
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- Testbenches for HDL projects☆18Updated last week
- VHDL PCIe Transceiver☆28Updated 4 years ago
- Drawio => VHDL and Verilog☆56Updated last year
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 2 months ago
- Extensible FPGA control platform☆62Updated 2 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆51Updated last week
- 1G eth UDP / IP Stack☆9Updated 10 years ago
- Small footprint and configurable JESD204B core☆44Updated last month
- A testbench for an axi lite custom IP☆23Updated 10 years ago
- Example of Test Driven Design with VUnit☆14Updated 3 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 4 years ago
- A compact, configurable RISC-V core☆11Updated 3 months ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆67Updated 2 years ago
- ☆32Updated 2 years ago
- ☆15Updated 2 years ago
- A lightweight Controller Area Network (CAN) controller in VHDL☆26Updated 7 months ago
- Fixed-point math library with VHDL, Python and MATLAB support☆23Updated 4 months ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- Open source AMD Xilinx Kria UltraScale+ SoM baseboard☆46Updated 5 months ago