johonkanen / vhdl_motor_drive_simulator
VHDL source file project for a hardware in the loop simulation of a permanen magnet motor with field oriented control design
☆10Updated 2 years ago
Alternatives and similar repositories for vhdl_motor_drive_simulator:
Users that are interested in vhdl_motor_drive_simulator are comparing it to the libraries listed below
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆22Updated last week
- Project in course “FPGA Design for Communication Systems”☆16Updated last year
- Slides and lab instructions for the mastering MicroBlaze session☆34Updated 2 years ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆19Updated 9 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆32Updated this week
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆22Updated 6 months ago
- Vivado project for the SP701 Imaging application project☆13Updated 4 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 3 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆26Updated 2 weeks ago
- Fixed-point math library with VHDL, Python and MATLAB support☆18Updated 5 months ago
- RMII Firewall FPGA☆21Updated 5 years ago
- ☆32Updated last year
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆13Updated last year
- ☆30Updated 3 years ago
- Single Port RAM, Dual Port RAM, FIFO☆20Updated 2 years ago
- MIPI CSI-2 RX☆30Updated 3 years ago
- Example of Test Driven Design with VUnit☆14Updated 3 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆30Updated 4 years ago
- A tube guitar amplifier power supply VHDL project☆16Updated 2 months ago
- Basic USB-CDC device core (Verilog)☆76Updated 3 years ago
- An CAN bus Controller implemented in Verilog☆44Updated 9 years ago
- SPI Master and Slave components to be used in all of FPGAs, written in VHDL.☆34Updated 4 years ago
- SDRAM controller for MIPSfpga+ system☆21Updated 4 years ago
- VHDL PCIe Transceiver☆26Updated 4 years ago
- A library of verilog and vhdl modules☆14Updated 6 years ago
- A lightweight Controller Area Network (CAN) controller in VHDL☆25Updated 3 months ago
- A collection of Opal Kelly provided design resources☆15Updated 3 months ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago