ZcashFoundation / zcash-fpga
Zcash FPGA acceleration engine
☆121Updated 4 years ago
Alternatives and similar repositories for zcash-fpga:
Users that are interested in zcash-fpga are comparing it to the libraries listed below
- An acceleration engine for proving SNARKS over the bn128 curve, targeted for AWS FPGAs☆53Updated 4 years ago
- Implementation of an RSA VDF evaluator targeting FPGAs.☆48Updated 5 years ago
- A Hardware Implemented Poseidon Hasher☆18Updated 2 years ago
- Low level arithmetic primitives in RTL☆20Updated 4 years ago
- XCrypto: a cryptographic ISE for RISC-V☆92Updated 2 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆18Updated 4 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 6 years ago
- Hardcaml_zprize implements high performance, open source cryptographic solutions for large scale number theoretic transforms (NTT) and mu…☆53Updated 7 months ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆77Updated 6 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆34Updated 3 years ago
- Chisel module for performing Multi-Scalar Multiplication☆12Updated 2 years ago
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆31Updated 4 years ago
- Hardware implementation of ORAM☆22Updated 7 years ago
- FPT: a Fixed-Point Accelerator for Torus Fully Homomorphic Encryption☆17Updated 5 months ago
- FPGA referrence implementation for aion equihash 2109☆14Updated 6 years ago
- Website!☆22Updated 2 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆28Updated 11 months ago
- Implementation of the CMAC keyed hash function using AES as block cipher.☆14Updated last year
- CUDA implementation of Fast Fourier Transformations on finite fields☆79Updated 5 years ago
- This project aims at implementing an hardware accelerator peripheral for SHA256 hashing algorithm with AXI4 interfacing with PicoRV32 CPU…☆20Updated 3 years ago
- The hardware implementation of Poseidon hash function in SpinalHDL☆19Updated 2 years ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 7 years ago
- ☆77Updated 11 months ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 6 years ago
- On O(1) Labs' reference machine, this SNARK prover is 3x faster than libsnark!☆95Updated last year
- VexRiscv reference platforms for the pqriscv project☆15Updated 10 months ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆30Updated 6 years ago
- ☆16Updated last year
- Implementation of various primitives for bellman using CUDA (WIP)☆28Updated 5 years ago