supranational / vdf-fpgaLinks
Implementation of an RSA VDF evaluator targeting FPGAs.
☆49Updated 6 years ago
Alternatives and similar repositories for vdf-fpga
Users that are interested in vdf-fpga are comparing it to the libraries listed below
Sorting:
- Zcash FPGA acceleration engine☆131Updated 5 years ago
- Low level arithmetic primitives in RTL☆23Updated 5 years ago
- XCrypto: a cryptographic ISE for RISC-V☆92Updated 3 years ago
- A Hardware Implemented Poseidon Hasher☆19Updated 3 years ago
- Elgamal's over Elliptic Curves☆19Updated 7 years ago
- An acceleration engine for proving SNARKS over the bn128 curve, targeted for AWS FPGAs☆58Updated 5 years ago
- Example verilog / miner for crypto mining using AWS F1 instances☆30Updated 7 years ago
- Hardware implementation of ORAM☆24Updated 8 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 7 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆37Updated 4 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆83Updated 7 years ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- A collection of core generators to use with FuseSoC☆17Updated last year
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆138Updated 3 years ago
- Defense/Attack PUF Library (DA PUF Library)☆54Updated 5 years ago
- Simple hash table on Verilog (SystemVerilog)☆51Updated 9 years ago
- FPGA referrence implementation for aion equihash 2109☆15Updated 7 years ago
- Random ideas and interesting ideas for things we hope to eventually do.☆86Updated 3 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆23Updated 5 years ago
- Host software for running SSITH processors on AWS F1 FPGAs☆20Updated 4 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Updated 7 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 4 years ago
- A home for Genesis2 sources.☆44Updated 6 months ago
- Instructions to import Ubuntu guest Virtual Machine for RISC-V development for the VEGA board☆15Updated 3 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆68Updated 7 years ago
- Implementation of the CMAC keyed hash function using AES as block cipher.☆16Updated 9 months ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 6 years ago
- ☆22Updated 9 years ago
- Mining CryptoNight Haven on the Varium C1100☆10Updated 3 years ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆24Updated last year