supranational / vdf-fpga
Implementation of an RSA VDF evaluator targeting FPGAs.
☆48Updated 5 years ago
Alternatives and similar repositories for vdf-fpga:
Users that are interested in vdf-fpga are comparing it to the libraries listed below
- Zcash FPGA acceleration engine☆121Updated 4 years ago
- A Hardware Implemented Poseidon Hasher☆18Updated 2 years ago
- An acceleration engine for proving SNARKS over the bn128 curve, targeted for AWS FPGAs☆53Updated 4 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- Low level arithmetic primitives in RTL☆20Updated 4 years ago
- XCrypto: a cryptographic ISE for RISC-V☆92Updated 2 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 6 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆18Updated 4 years ago
- Hardware implementation of ORAM☆22Updated 7 years ago
- FPT: a Fixed-Point Accelerator for Torus Fully Homomorphic Encryption☆16Updated 4 months ago
- Example verilog / miner for crypto mining using AWS F1 instances☆29Updated 6 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆34Updated 3 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆28Updated 10 months ago
- Simple hash table on Verilog (SystemVerilog)☆48Updated 8 years ago
- ☆16Updated last year
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆77Updated 6 years ago
- Chisel module for performing Multi-Scalar Multiplication☆12Updated 2 years ago
- Verilog implementation of the SHA-1 cryptgraphic hash function☆52Updated 3 years ago
- ☆44Updated 4 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆64Updated 6 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆35Updated 11 months ago
- Hardcaml_zprize implements high performance, open source cryptographic solutions for large scale number theoretic transforms (NTT) and mu…☆53Updated 6 months ago
- Implementation of the CMAC keyed hash function using AES as block cipher.☆13Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- A list of VHDL codes implementing cryptographic algorithms☆25Updated 3 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆84Updated 5 years ago
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆127Updated 2 years ago
- Alveo Versal Example Design☆29Updated 2 weeks ago
- Verilog implementation of the SHA-512 hash function.☆38Updated 3 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆30Updated 6 years ago