supranational / vdf-fpgaLinks
Implementation of an RSA VDF evaluator targeting FPGAs.
☆48Updated 5 years ago
Alternatives and similar repositories for vdf-fpga
Users that are interested in vdf-fpga are comparing it to the libraries listed below
Sorting:
- Zcash FPGA acceleration engine☆127Updated 4 years ago
- Low level arithmetic primitives in RTL☆23Updated 5 years ago
- XCrypto: a cryptographic ISE for RISC-V☆93Updated 2 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- A Hardware Implemented Poseidon Hasher☆18Updated 3 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆80Updated 7 years ago
- An acceleration engine for proving SNARKS over the bn128 curve, targeted for AWS FPGAs☆57Updated 5 years ago
- Example verilog / miner for crypto mining using AWS F1 instances☆30Updated 7 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 7 years ago
- Hardware implementation of ORAM☆22Updated 8 years ago
- Hardcaml_zprize implements high performance, open source cryptographic solutions for large scale number theoretic transforms (NTT) and mu…☆58Updated last year
- Simple hash table on Verilog (SystemVerilog)☆50Updated 9 years ago
- A collection of core generators to use with FuseSoC☆16Updated last year
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆134Updated 2 years ago
- Hardware implementation of the SHA-256 cryptographic hash function☆353Updated last month
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Instructions to import Ubuntu guest Virtual Machine for RISC-V development for the VEGA board☆15Updated 2 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆67Updated 7 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆37Updated 4 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆30Updated 7 years ago
- ☆24Updated 4 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- HF-RISC SoC☆37Updated 2 weeks ago
- FIPS 202 compliant SHA-3 core in Verilog☆22Updated 4 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 3 years ago
- Implementation of the CMAC keyed hash function using AES as block cipher.☆16Updated 5 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- This project aims at implementing an hardware accelerator peripheral for SHA256 hashing algorithm with AXI4 interfacing with PicoRV32 CPU…☆25Updated 3 years ago
- FPGA referrence implementation for aion equihash 2109☆15Updated 7 years ago