supranational / vdf-fpga
Implementation of an RSA VDF evaluator targeting FPGAs.
☆47Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for vdf-fpga
- Zcash FPGA acceleration engine☆119Updated 4 years ago
- XCrypto: a cryptographic ISE for RISC-V☆92Updated last year
- An acceleration engine for proving SNARKS over the bn128 curve, targeted for AWS FPGAs☆53Updated 4 years ago
- Hardware implementation of ORAM☆22Updated 7 years ago
- Elgamal's over Elliptic Curves☆19Updated 5 years ago
- A Hardware Implemented Poseidon Hasher☆18Updated 2 years ago
- Low level arithmetic primitives in RTL☆20Updated 4 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 6 years ago
- Simple hash table on Verilog (SystemVerilog)☆47Updated 8 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆18Updated 4 years ago
- Open Source AES☆31Updated 7 months ago
- Verilog implementation of the SHA-512 hash function.☆37Updated 3 years ago
- Exploring the Ed25519 (FPGA) design space.☆16Updated 6 years ago
- FPGA implementation of a physical unclonable function for authentication☆32Updated 7 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆75Updated 6 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆34Updated 3 years ago
- ☆76Updated 8 months ago
- FPGA250 aboard the eFabless Caravel☆27Updated 3 years ago
- Verilog implementation of the 32-bit version of the Blake2 hash function☆21Updated last year
- A collection of debugging busses developed and presented at zipcpu.com☆36Updated 10 months ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆27Updated 9 months ago
- ideas and eda software for vlsi design☆47Updated this week
- SHA-256 IP core for ZedBoard (Zynq SoC)☆29Updated 6 years ago
- FPT: a Fixed-Point Accelerator for Torus Fully Homomorphic Encryption☆16Updated 3 months ago
- Hardcaml_zprize implements high performance, open source cryptographic solutions for large scale number theoretic transforms (NTT) and mu…☆53Updated 5 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- ☆15Updated last year
- VexRiscv reference platforms for the pqriscv project☆15Updated 8 months ago
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆24Updated last year
- Hardware implementation of the blake2 hash function☆25Updated 4 years ago