supranational / vdf-fpgaLinks
Implementation of an RSA VDF evaluator targeting FPGAs.
☆48Updated 5 years ago
Alternatives and similar repositories for vdf-fpga
Users that are interested in vdf-fpga are comparing it to the libraries listed below
Sorting:
- Zcash FPGA acceleration engine☆125Updated 4 years ago
- Low level arithmetic primitives in RTL☆23Updated 5 years ago
- XCrypto: a cryptographic ISE for RISC-V☆93Updated 2 years ago
- An acceleration engine for proving SNARKS over the bn128 curve, targeted for AWS FPGAs☆57Updated 5 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆79Updated 7 years ago
- A Hardware Implemented Poseidon Hasher☆18Updated 3 years ago
- Example verilog / miner for crypto mining using AWS F1 instances☆30Updated 7 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆134Updated 2 years ago
- Hardware implementation of ORAM☆22Updated 8 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 7 years ago
- Simple hash table on Verilog (SystemVerilog)☆49Updated 9 years ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 3 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 5 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆22Updated 4 years ago
- Implementation of the CMAC keyed hash function using AES as block cipher.☆16Updated 3 months ago
- Hardware implementation of the SHA-256 cryptographic hash function☆345Updated 3 weeks ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- Universal Memory Interface (UMI)☆147Updated last week
- Defense/Attack PUF Library (DA PUF Library)☆50Updated 5 years ago
- Verilog implementation of the SHA-1 cryptgraphic hash function☆52Updated 3 months ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆24Updated 8 months ago
- 😎 A curated list of awesome RISC-V implementations☆137Updated 2 years ago
- Firmware infrastructure, contain RTOS Abstraction Layer, demos and more...☆52Updated 3 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆173Updated 3 years ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆122Updated 4 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆31Updated last year
- ☆18Updated 4 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆30Updated 7 years ago