Alternatives and similar repositories for xilinx-hw-server-docker

Users that are interested in xilinx-hw-server-docker are comparing it to the libraries listed below

• jhallen / vivado_setup
  How to set up Xilinx Vivado for source control
  ☆105Updated 10 months ago
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆276Updated last year
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆292Updated this week
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆312Updated 2 weeks ago
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆190Updated this week
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆393Updated this week
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆235Updated last year
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆244Updated 9 months ago
• themperek / cocotb-vivado
  Limited python / cocotb interface to Xilinx/AMD Vivado simulator.
  ☆44Updated 6 months ago
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆402Updated 2 months ago
• Xilinx / XilinxVirtualCable
  Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…
  ☆250Updated 2 weeks ago
• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆252Updated last month
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆145Updated last month
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆427Updated 3 weeks ago
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆213Updated this week
• damdoy / ice40_ultraplus_examples
  Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation
  ☆274Updated last year
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆307Updated last year
• VHDL-LS / rust_hdl_vscode
  VHDL Language Support for VSCode
  ☆67Updated 3 months ago
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆277Updated 11 months ago
• Digilent / digilent-vivado-scripts
  ☆69Updated 4 months ago
• antmicro / fastvdma
  Antmicro's fast, vendor-neutral DMA IP in Chisel
  ☆123Updated 2 months ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆202Updated 4 months ago
• ultraembedded / FPGAmp
  720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)
  ☆281Updated 4 years ago
• hdl / bazel_rules_hdl
  Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…
  ☆135Updated last week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆398Updated 6 months ago
• OSVVM / OSVVM
  OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...
  ☆245Updated this week
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆173Updated last week
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆338Updated 2 months ago
• chili-chips-ba / wireguard-fpga
  Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek sec…
  ☆105Updated this week
• Lramseyer / vaporview
  Waveform Viewer Extension for VScode
  ☆215Updated last week