Alternatives and similar repositories for FPGA-edge_detect:

Users that are interested in FPGA-edge_detect are comparing it to the libraries listed below

• PrimeMHD / FPGA_ThreeLevelStorage
  【原创，已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计，FPGA三级存储子系统。
  ☆111Updated 4 years ago
• LiuChangFreeman / Mips54
  ☆17Updated 7 years ago
• lllbbbyyy / FPGA-OV2640
  This project uses verilog to implement interaction with OV2640 camera, Bluetooth slave module and VGA display on FPGA.
  ☆57Updated 4 years ago
• Mionger / mp3-player
  MP3 Player developed on FPGA(DIGILENT NEXYS 4 DDR)
  ☆18Updated 6 years ago
• TaihouDaisuki / Tongji-Computer_Organization
  2017秋季学期计组实验，含54条单周期CPU
  ☆26Updated 6 years ago
• ruanshihai / CPU
  Verilog实现的简单五级流水线CPU，开发平台：Nexys3
  ☆39Updated 9 years ago
• BlusLiu / Flappy-Bird
  FPGA program :VGA-GAME
  ☆25Updated 6 years ago
• yufeiran / OpenMIPS
  实现一个基础但功能完善的计算机系统,根据《自己动手写ＣＰＵ》实现，开发板为Nexys4 DDR
  ☆33Updated last year
• Burijjibenzen / FPGA-Super-Mario-Bros
  同济大学22级数字逻辑大作业
  ☆30Updated 6 months ago
• Jaccelerator / FPGA-DigitalClock
  基于FPGA，VGA，声音传感器与温湿度传感器实现的智能可控数字钟。
  ☆10Updated 4 years ago
• kunliu7 / FPGA-based-image-processing
  Uart transport + image processing + VGA display 基于FPGA的图像处理，包括Uart和VGA
  ☆14Updated 5 years ago
• HandsomeBrotherShuaiLi / pipelineCPU
  Five-Stage Pipeline CPU Implemented by Verilog on FPGA Written By LI Shuai, it supports static and dynamic pipeline cpu. I am not maint…
  ☆9Updated 4 years ago
• TaihouDaisuki / Tongji-digital_logic
  2017春季学期数字逻辑实验
  ☆8Updated 6 years ago
• 0xf3cd / CPU54-Pipeline
  CPU based on MIPS with 5-stage pipeline and cache, working with DDR2 memory and SD card.
  ☆31Updated 4 years ago
• suntodai / FPGA_image_processing
  Image capture, image filtering and image display (VGA) : picture in picture, edge detection, gray image and smooth image
  ☆66Updated 11 years ago
• chasep255 / Nexys-4-DDR-Ethernet-Mac
  Ethernet MAC for the Digilent Nexys 4 DDR FPGA.
  ☆29Updated 6 years ago
• onchipuis / mriscv_vivado
  A 32-bit Microcontroller for NEXYS4-DDR fpga based on mriscv.
  ☆13Updated 8 years ago
• Harrypotterrrr / mips-CPU54
  The project is the final target for Computer composition class of Department of Computer science in Tongji Univerity
  ☆6Updated 6 years ago
• yusanshi / Greedy-Snake-Verilog
  Greedy Snake game on Nexys 4 DDR with Verilog.
  ☆23Updated 2 years ago
• jinhwindy / MIPS_CPU
  同济的计算机组成原理实验要求的54条指令CPU
  ☆10Updated 5 years ago
• ztgao / ConvNN_FPGA_Accelerator
  ☆14Updated 9 years ago
• Digilent / Nexys4DDR
  ☆24Updated 7 years ago
• mxllc / CPU_StaticPipeline_ThreeLevelCache
  基于静态流水线的三级存储CPU
  ☆5Updated 6 years ago
• Lyukx / ShootingGame-FPGA
  Using verilog-HDL, xilinx-ISE and nexys-iii. A shooting game based on VGA and ps/2 keyboard.
  ☆19Updated 10 years ago
• yang-le / riscv_cpu
  a simple riscv cpu
  ☆22Updated 2 years ago
• Vulgarities / 31Ins-one-cycle-MipsCPU
  31条指令单周期MIPS cpu
  ☆15Updated 5 years ago
• cxdzyq1110 / posture_recognition_CNN
  To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…
  ☆52Updated 6 years ago
• 1Allison / 8bit-RISC-CPU
  用verilog设计8位cpu
  ☆7Updated 4 years ago
• whik / cortex_m3_on_xc7a100t
  ☆16Updated 3 years ago
• ISKU / Autonomous-Drone-Design
  Design real-time image processing, object recognition and PID control for Autonomous Drone.
  ☆32Updated 7 years ago