Alternatives and similar repositories for FPGA-edge_detect:

Users that are interested in FPGA-edge_detect are comparing it to the libraries listed below

• PrimeMHD / FPGA_ThreeLevelStorage
  【原创，已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计，FPGA三级存储子系统。
  ☆110Updated 4 years ago
• LiuChangFreeman / Mips54
  ☆17Updated 7 years ago
• lllbbbyyy / FPGA-OV2640
  This project uses verilog to implement interaction with OV2640 camera, Bluetooth slave module and VGA display on FPGA.
  ☆58Updated 4 years ago
• Mionger / mp3-player
  MP3 Player developed on FPGA(DIGILENT NEXYS 4 DDR)
  ☆19Updated 5 years ago
• ruanshihai / CPU
  Verilog实现的简单五级流水线CPU，开发平台：Nexys3
  ☆39Updated 9 years ago
• 0xf3cd / CPU54-Pipeline
  CPU based on MIPS with 5-stage pipeline and cache, working with DDR2 memory and SD card.
  ☆31Updated 4 years ago
• HandsomeBrotherShuaiLi / pipelineCPU
  Five-Stage Pipeline CPU Implemented by Verilog on FPGA Written By LI Shuai, it supports static and dynamic pipeline cpu. I am not maint…
  ☆9Updated 4 years ago
• mxllc / CPU_StaticPipeline_ThreeLevelCache
  基于静态流水线的三级存储CPU
  ☆5Updated 5 years ago
• Jaccelerator / FPGA-DigitalClock
  基于FPGA，VGA，声音传感器与温湿度传感器实现的智能可控数字钟。
  ☆10Updated 4 years ago
• Harrypotterrrr / mips-CPU54
  The project is the final target for Computer composition class of Department of Computer science in Tongji Univerity
  ☆6Updated 6 years ago
• Digilent / Nexys4DDR
  ☆24Updated 7 years ago
• yufeiran / OpenMIPS
  实现一个基础但功能完善的计算机系统,根据《自己动手写ＣＰＵ》实现，开发板为Nexys4 DDR
  ☆33Updated 10 months ago
• yusanshi / Greedy-Snake-Verilog
  Greedy Snake game on Nexys 4 DDR with Verilog.
  ☆24Updated 2 years ago
• TaihouDaisuki / Tongji-Computer_Organization
  2017秋季学期计组实验，含54条单周期CPU
  ☆24Updated 6 years ago
• TaihouDaisuki / Tongji-digital_logic
  2017春季学期数字逻辑实验
  ☆8Updated 6 years ago
• suntodai / FPGA_image_processing
  Image capture, image filtering and image display (VGA) : picture in picture, edge detection, gray image and smooth image
  ☆60Updated 10 years ago
• z4yx / NaiveMIPS-HDL
  Naïve MIPS32 SoC implementation
  ☆113Updated 4 years ago
• Burijjibenzen / FPGA-Super-Mario-Bros
  同济大学22级数字逻辑大作业
  ☆30Updated 3 months ago
• RickyTino / MangoMIPS32
  A softcore microprocessor of MIPS32 architecture.
  ☆39Updated 7 months ago
• BlusLiu / Flappy-Bird
  FPGA program :VGA-GAME
  ☆25Updated 6 years ago
• onchipuis / mriscv_vivado
  A 32-bit Microcontroller for NEXYS4-DDR fpga based on mriscv.
  ☆13Updated 7 years ago
• sxtyzhangzk / mips-cpu
  A MIPS CPU implemented in Verilog
  ☆65Updated 7 years ago
• rave1sking / single_cycle_RISCV_CPU_Design-32bit
  Verilog实现单周期非流水线32位RISCV指令集（45条）CPU
  ☆36Updated 4 years ago
• kunliu7 / FPGA-based-image-processing
  Uart transport + image processing + VGA display 基于FPGA的图像处理，包括Uart和VGA
  ☆15Updated 4 years ago
• nblintao / Computer-Architecture
  A pipelined MIPS CPU supporting 31 MIPS instructions, interrupt and cache.
  ☆20Updated 9 years ago
• jinhwindy / MIPS_CPU
  同济的计算机组成原理实验要求的54条指令CPU
  ☆10Updated 4 years ago
• yuankong11 / MIPS_CPU
  一个支持AXI总线、支持Cache、包括所有非浮点MIPS 1指令、支持例外的静态五级流水MIPS CPU
  ☆10Updated 5 years ago
• yang-le / riscv_cpu
  a simple riscv cpu
  ☆22Updated 2 years ago
• ALynns / QTBitree
  同济大学2018级数据结构课程设计之二叉树
  ☆8Updated 5 years ago
• Storm-Rage0 / electronic-organ
  数字逻辑大作业：FPGA的电子琴，基于Nexys 4板，采用Verilog实现
  ☆21Updated 5 years ago