Alternatives and similar repositories for FPGA-edge_detect

Users that are interested in FPGA-edge_detect are comparing it to the libraries listed below

• PrimeMHD / FPGA_ThreeLevelStorage
  【原创，已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计，FPGA三级存储子系统。
  ☆112Updated 4 years ago
• lllbbbyyy / FPGA-OV2640
  This project uses verilog to implement interaction with OV2640 camera, Bluetooth slave module and VGA display on FPGA.
  ☆55Updated 4 years ago
• LiuChangFreeman / Mips54
  ☆17Updated 7 years ago
• 0xf3cd / CPU54-Pipeline
  CPU based on MIPS with 5-stage pipeline and cache, working with DDR2 memory and SD card.
  ☆31Updated 4 years ago
• HandsomeBrotherShuaiLi / pipelineCPU
  Five-Stage Pipeline CPU Implemented by Verilog on FPGA Written By LI Shuai, it supports static and dynamic pipeline cpu. I am not maint…
  ☆9Updated 4 years ago
• Harrypotterrrr / mips-CPU54
  The project is the final target for Computer composition class of Department of Computer science in Tongji Univerity
  ☆6Updated 6 years ago
• BlusLiu / Flappy-Bird
  FPGA program :VGA-GAME
  ☆25Updated 6 years ago
• Mionger / mp3-player
  MP3 Player developed on FPGA(DIGILENT NEXYS 4 DDR)
  ☆17Updated 6 years ago
• jinhwindy / MIPS_CPU
  同济的计算机组成原理实验要求的54条指令CPU
  ☆10Updated 5 years ago
• ruanshihai / CPU
  Verilog实现的简单五级流水线CPU，开发平台：Nexys3
  ☆40Updated 9 years ago
• Jaccelerator / FPGA-DigitalClock
  基于FPGA，VGA，声音传感器与温湿度传感器实现的智能可控数字钟。
  ☆10Updated 4 years ago
• TaihouDaisuki / Tongji-Computer_Organization
  2017秋季学期计组实验，含54条单周期CPU
  ☆26Updated 6 years ago
• yufeiran / OpenMIPS
  实现一个基础但功能完善的计算机系统,根据《自己动手写ＣＰＵ》实现，开发板为Nexys4 DDR
  ☆33Updated last year
• Burijjibenzen / FPGA-Super-Mario-Bros
  同济大学22级数字逻辑大作业
  ☆31Updated 7 months ago
• xupsh / 2019_SummerCamp
  2019 SEU-Xilinx Summer School
  ☆50Updated 5 years ago
• Digilent / Nexys4DDR
  ☆24Updated 8 years ago
• xupsh / Digital-Design-Lab
  ☆220Updated 4 years ago
• RickyTino / MangoMIPS32
  A softcore microprocessor of MIPS32 architecture.
  ☆39Updated 11 months ago
• z4yx / NaiveMIPS-HDL
  Naïve MIPS32 SoC implementation
  ☆115Updated 4 years ago
• sailordiary / computer-systems-ucas
  中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session
  ☆32Updated 7 years ago
• yusanshi / Greedy-Snake-Verilog
  Greedy Snake game on Nexys 4 DDR with Verilog.
  ☆28Updated 2 years ago
• sxtyzhangzk / mips-cpu
  A MIPS CPU implemented in Verilog
  ☆68Updated 7 years ago
• zach0zhang / Single_instruction_cycle_OpenMIPS
  通过学习《自己动手写CPU》，将书中实现的兼容MIPS32指令集架构的处理器——OpenMIPS（五级流水线结构），简化成单指令周期实现的处理器
  ☆203Updated 3 years ago
• Vulgarities / 31Ins-one-cycle-MipsCPU
  31条指令单周期MIPS cpu
  ☆14Updated 6 years ago
• onchipuis / mriscv_vivado
  A 32-bit Microcontroller for NEXYS4-DDR fpga based on mriscv.
  ☆13Updated 8 years ago
• ALynns / QTBitree
  同济大学2018级数据结构课程设计之二叉树
  ☆6Updated 5 years ago
• Lyncien / RISC-V-32I
  体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器
  ☆81Updated 5 years ago
• Z-Y00 / Examples-in-book-write-your-own-cpu
  《自己动手写CPU》一书附带的文件
  ☆82Updated 7 years ago
• Lyukx / ShootingGame-FPGA
  Using verilog-HDL, xilinx-ISE and nexys-iii. A shooting game based on VGA and ps/2 keyboard.
  ☆19Updated 10 years ago
• rave1sking / single_cycle_RISCV_CPU_Design-32bit
  Verilog实现单周期非流水线32位RISCV指令集（45条）CPU
  ☆39Updated 4 years ago