snikrepmada / DECALinks
DECA Altera Max 10 FPGA Labs
☆12Updated 9 years ago
Alternatives and similar repositories for DECA
Users that are interested in DECA are comparing it to the libraries listed below
Sorting:
- Xilinx Virtual Cable Implementation based on ESP8266☆15Updated 4 years ago
- Verilog uart receiver and transmitter modules for De0 Nano☆18Updated 11 years ago
- Prototype phase noise analyzer☆20Updated 4 years ago
- Reverse Engineering of the Cisco HWIC-3G-CDMA PCB☆42Updated last year
- Siglent SDS 1x0xX-E hardware information☆20Updated 6 years ago
- Tutorial and example projects for the Arrow MAX1000 FPGA board☆55Updated last year
- A ZipCPU based demonstration of the MAX1000 FPGA board☆23Updated 4 years ago
- FPGA-Based DIY Function Generator☆56Updated 4 years ago
- Prototype time domain reflectometer/sampling oscilloscope☆53Updated 6 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆24Updated 5 years ago
- ☆28Updated 6 years ago
- C and Verilog sources for STM32F303 + iCE5LP4K Software Defined Radio☆81Updated 8 years ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆34Updated 2 years ago
- Digital FM Radio Receiver for FPGA☆63Updated 9 years ago
- Buildroot config for EBAZ4205☆16Updated 4 years ago
- Notes on the QMTECH ZYNQ XC7Z020 starter kit☆15Updated 4 months ago
- Software Defined Radio receiver in Marsohod2 Altera Cyclone III board☆49Updated 9 years ago
- Design, Documentation, Schematic, Board, Code files for the FPGA Oscilloscope project using an Altera Cyclone III FPGA.☆115Updated 11 years ago
- microcontroller-based FPGA / JTAG programmer☆81Updated 11 months ago
- GitHub Repository for iotSDR open source material☆38Updated last year
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆31Updated 3 years ago
- The FPGA design for the FreeSRP's Artix 7 FPGA☆25Updated 8 years ago
- High Speed USB 2.0 capture device based on miniSpartan6+☆59Updated 5 years ago
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆15Updated 2 years ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆22Updated 6 years ago
- Example code in Verilog for the Blackice II FPGA☆28Updated 6 years ago
- A wishbone controlled FM transmitter hack☆23Updated last year
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆107Updated 5 years ago
- ☆25Updated 5 years ago
- ☆35Updated 4 years ago