freecores / mmuartLinks
Simple RS232 UART
☆12Updated 9 years ago
Alternatives and similar repositories for mmuart
Users that are interested in mmuart are comparing it to the libraries listed below
Sorting:
- PS2 interface☆19Updated 7 years ago
- Freecores website☆19Updated 8 years ago
- Mirror of git://git.zerfleddert.de/usb-driver☆20Updated 11 years ago
- WISHBONE Builder☆14Updated 8 years ago
- Cortex-M0 DesignStart Wrapper☆19Updated 5 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 7 months ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆29Updated 5 years ago
- JTAG Hardware Abstraction Library☆36Updated last year
- ☆14Updated this week
- Time to Digital Converter (TDC)☆31Updated 4 years ago
- Verilog uart receiver and transmitter modules for De0 Nano☆18Updated 10 years ago
- Example Hazard3 + OpenDAP RISC-V SWD SoC integration☆9Updated 2 years ago
- Co-simulation and behavioural verification with VHDL, C/C++ and Python/m☆13Updated this week
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆13Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last week
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆30Updated 2 years ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- FPGA-based SDK projects for SCRx cores☆18Updated 3 years ago
- A tool for configuring Xilinx Spartan 3 FPGAs via FT232H-based USB-to-JTAG adapter☆16Updated 4 years ago
- ☆19Updated 4 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated 2 weeks ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- A wishbone controlled PWM (audio) controller☆17Updated last year
- Client for JTAG programmer for AVR microcontrollers☆15Updated last year
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- IP submodules, formatted for easier CI integration☆30Updated last year
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆33Updated 6 years ago
- A wishbone controlled FM transmitter hack☆23Updated last year
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 4 years ago