freecores / mmuartLinks
Simple RS232 UART
☆12Updated 9 years ago
Alternatives and similar repositories for mmuart
Users that are interested in mmuart are comparing it to the libraries listed below
Sorting:
- PS2 interface☆18Updated 7 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 2 months ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- WISHBONE Builder☆14Updated 8 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- IP submodules, formatted for easier CI integration☆29Updated last year
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆13Updated 4 years ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 2 years ago
- Cortex-M0 DesignStart Wrapper☆18Updated 5 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- WCH CH569 SerDes Reverse Engineering☆26Updated 2 years ago
- ☆17Updated 4 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆54Updated 2 years ago
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- USB 1.1 PHY☆11Updated 10 years ago
- Time to Digital Converter (TDC)☆30Updated 4 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Client for JTAG programmer for AVR microcontrollers☆15Updated last year
- Python tools to interact with boundary scan-capable devices. Useful for reverse engineering, testing, etc.☆17Updated 9 years ago
- LiteX based FPGA gateware for Thunderscope.☆25Updated last year
- Xilinx Virtual Cable Daemon☆20Updated 5 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago