freecores / mmuart
Simple RS232 UART
☆12Updated 8 years ago
Related projects: ⓘ
- WISHBONE Builder☆13Updated 8 years ago
- Freecores website☆19Updated 7 years ago
- PS2 interface☆17Updated 6 years ago
- USB 1.1 Device IP Core☆18Updated 6 years ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆26Updated 4 years ago
- WCH CH569 SerDes Reverse Engineering☆25Updated 2 years ago
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆22Updated 2 years ago
- SD device emulator from ProjectVault☆14Updated 4 years ago
- Simplified environment for litex☆13Updated 3 years ago
- iCE40 floorplan viewer☆24Updated 6 years ago
- ☆18Updated 4 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 4 years ago
- Client for JTAG programmer for AVR microcontrollers☆14Updated 6 months ago
- Utilities for the ECP5 FPGA☆17Updated 3 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated 4 months ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆17Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆53Updated this week
- ☆20Updated this week
- Adapter board exposing SATA M.2 SSD on FMC board-to-board connector☆11Updated last year
- ☆11Updated this week
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆49Updated last year
- Ethernet MAC 10/100 Mbps☆24Updated 2 years ago
- ☆14Updated 2 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆31Updated 5 years ago
- A wishbone controlled FM transmitter hack☆21Updated 8 months ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- ☆11Updated 2 months ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆16Updated 6 months ago