PAM4 Receiver Implementation with AI-Driven HDL Code Generation
☆12Aug 15, 2025Updated last year
Alternatives and similar repositories for PAM4Receiver
Users that are interested in PAM4Receiver are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Complete UCIe v2.0 Controller RTL Implementation with Revolutionary 128 Gbps PAM4 Signaling - Architecture Design Complete, Ready for RTL…☆41Aug 30, 2025Updated last year
- LLM-Assisted FPGA Design for Carrier Frequency Offset Estimation☆11Sep 5, 2025Updated last year
- An implementation of ABS Polar Code, including construction, encoding and decoding.☆12Jul 21, 2023Updated 3 years ago
- HLS hardware implementation of LOCO-ANS coder☆11Feb 12, 2022Updated 4 years ago
- This repo contains all the materials needed to perform the ADALM-Pluto SDR Hands-On event developed by the Spanish MATLAB Ambassadors☆14Jul 8, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 利用mmse完成光通信信号均衡，源自gen_data_final☆13Aug 22, 2024Updated 2 years ago
- A Comprehensive Comparative Study of LLM-Aided FPGA Design Flow☆13Jul 14, 2025Updated last year
- Major project - kannada LLM for farmers☆12May 20, 2024Updated 2 years ago
- My MSc Thesis: Low Latency Router Microarchitecture for Network-on-Chip Implemented on an FPGA☆13Jun 26, 2018Updated 8 years ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- An implementation of the CCSDS 123.0-B-1 standard for FPGA with parallel capabilities.☆13Jun 1, 2020Updated 6 years ago
- A tool for creating HDL-Schematics☆10Updated this week
- A collection of possible interview questions for ASIC PD position☆31Nov 12, 2020Updated 6 years ago
- 2d laser scan data to 3d point cloud☆11Feb 10, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- equalizer code☆75Dec 29, 2023Updated 2 years ago
- ☆15Aug 1, 2024Updated 2 years ago
- ☆17Jul 10, 2025Updated last year
- OTFS Modulation FPGA Implementation (Verilog Version)☆17Mar 25, 2025Updated last year
- ☆13May 12, 2021Updated 5 years ago
- An ANSI C implementation of Hamming codes☆15Oct 18, 2019Updated 7 years ago
- This project is based on Digital VLSI Testing and Testability. The netlist is given as input, the code performs Dominance fault collapsin…☆11Nov 16, 2021Updated 4 years ago
- Extract Market Data from Yahoo Finance and Quandl☆14Sep 9, 2016Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Mini RISC-V CPU☆11Dec 26, 2019Updated 6 years ago
- Fixed-Point Library for C++☆30Aug 13, 2018Updated 8 years ago
- LLM-Aided FPGA Design Optimization☆17Jun 4, 2025Updated last year
- ☆22Sep 12, 2026Updated 2 months ago
- JPEG-LS lossless encoder for FPGA. Verified. ~440MHz at 12 bit-depth on UltraScale+☆16Updated this week
- 64QAM Wireless communication on ADALM-PLUTO (a SDR active learning module), written in MATLAB, based on some APIs and existing functions.☆18Jul 4, 2023Updated 3 years ago
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆17Mar 14, 2024Updated 2 years ago
- Designed a closed page policy memory controller following the timing specifications for DDR3 DRAM in system verilog. Was responsible for …☆11Mar 4, 2020Updated 6 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 7 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- PlutoSDR PYNQ Image☆17Aug 14, 2024Updated 2 years ago
- FPGA Developer board repository☆27Oct 15, 2026Updated 3 weeks ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 9 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆13Jul 18, 2017Updated 9 years ago
- ☆22Jun 15, 2022Updated 4 years ago
- ☆23Oct 16, 2018Updated 8 years ago
Are these results useful?