lp6m / VexRiscv_Ultra96Links
Implementation VexRiscv on ultra96
☆13Updated 3 years ago
Alternatives and similar repositories for VexRiscv_Ultra96
Users that are interested in VexRiscv_Ultra96 are comparing it to the libraries listed below
Sorting:
- An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019☆17Updated 5 years ago
- RISC-V RV32IMAFC Core for MCU☆39Updated 7 months ago
- 10G Ethernet MAC implementation☆21Updated 5 years ago
- Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.☆28Updated 4 years ago
- ☆53Updated 2 years ago
- FOS - FPGA Operating System☆71Updated 4 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆130Updated 2 weeks ago
- Board files to build Ultra 96 PYNQ image☆157Updated 8 months ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Updated 5 years ago
- Basic Common Modules☆44Updated last week
- HOG + SVM on FPGA☆27Updated 4 years ago
- RISC-V Integration for PYNQ☆174Updated 6 years ago
- みんなのSystemVerilog☆19Updated 3 years ago
- Original FPGA platform☆69Updated this week
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Updated 6 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 6 months ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆70Updated 3 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆90Updated 7 months ago
- ☆69Updated last month
- PYNQ support and examples for Kria SOMs☆111Updated last year
- Kria Vitis platforms and overlays☆104Updated 3 months ago
- RISC-V Verification Interface☆102Updated 3 months ago
- NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network☆355Updated last year
- ☆38Updated 3 years ago
- ☆40Updated last year
- Polyphony is Python based High-Level Synthesis compiler.☆107Updated 7 months ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆47Updated last week
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆24Updated 6 years ago
- Avnet Board Definition Files☆133Updated 2 weeks ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 2 months ago