lp6m / VexRiscv_Ultra96Links
Implementation VexRiscv on ultra96
☆12Updated 3 years ago
Alternatives and similar repositories for VexRiscv_Ultra96
Users that are interested in VexRiscv_Ultra96 are comparing it to the libraries listed below
Sorting:
- 10G Ethernet MAC implementation☆21Updated 5 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆130Updated 2 years ago
- HOG + SVM on FPGA☆26Updated 4 years ago
- RISC-V RV32IMAFC Core for MCU☆38Updated 6 months ago
- Board files to build Ultra 96 PYNQ image☆156Updated 7 months ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Updated 5 years ago
- Basic Common Modules☆43Updated 2 months ago
- ☆53Updated 2 years ago
- An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019☆17Updated 5 years ago
- Avnet Board Definition Files☆134Updated this week
- Original FPGA platform☆68Updated this week
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Updated 6 years ago
- Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.☆28Updated 4 years ago
- FOS - FPGA Operating System☆70Updated 4 years ago
- RISC-V Integration for PYNQ☆174Updated 6 years ago
- Sample scripts for FPGA-based AI Edge Contest 2019☆11Updated 5 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆90Updated 7 months ago
- Algorithmic C Math Library☆65Updated 2 months ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆98Updated last month
- ☆39Updated last year
- RISC-V Verification Interface☆100Updated 2 months ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆70Updated 3 years ago
- Vitis Repository for Avnet Designs☆10Updated 4 months ago
- RISC-V Virtual Prototype☆44Updated 3 years ago
- Train and deploy LUT-based neural networks on FPGAs☆97Updated last year
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆62Updated 3 weeks ago
- Kria Vitis platforms and overlays☆103Updated 2 months ago
- PYNQ support and examples for Kria SOMs☆111Updated 11 months ago
- ☆38Updated 3 years ago