CEA-Leti / secbenchLinks
Secbench is an open-source framework for hardware security characterization
☆13Updated 3 weeks ago
Alternatives and similar repositories for secbench
Users that are interested in secbench are comparing it to the libraries listed below
Sorting:
- Manage efficiently your heavy side-channel datasets with eShard library and process them with http://gitlab.com/eshard/scared. This is a …☆11Updated 4 years ago
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆9Updated this week
- Industry standard I/O for Amaranth HDL☆28Updated 7 months ago
- PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software☆40Updated this week
- ConFuzz is an advanced FPGA configuration engine fuzzing and rapid prototyping framework based on boofuzz and OpenOCD.☆15Updated 6 months ago
- ☆12Updated 3 years ago
- Side-channel traces visualizer☆15Updated last month
- An FPGA reverse engineering and documentation project☆47Updated this week
- The LATENTPACKET network infrastructure platform☆26Updated last week
- Binary Ninja plugin for the Avnera AV6xxx/AV7xxx architecture☆28Updated last month
- Program to scan for malicious FPGA designs.☆14Updated 4 years ago
- ☆21Updated 2 years ago
- Datasets from CHES papers on random delays☆12Updated 4 years ago
- Proof-of-concept implementation for the paper "Reviving Meltdown 3a" (ESORICS 2023)☆15Updated last year
- FlippyRAM is an automated framework for testing and analyzing Rowhammer vulnerabilities in DRAM. It combines rowhammer tools and supports…☆14Updated 4 months ago
- Proof-of-concept implementation for the paper "Indirect Meltdown: Building Novel Side-Channel Attacks from Transient Execution Attacks" (…☆22Updated last year
- Determine which CPU architecture is used in a binary file.☆119Updated 3 months ago
- Masked Hardware AES with HPC☆13Updated 7 months ago
- Symbolic execution of LLVM IR☆13Updated last year
- high abstraction synthesis☆11Updated last year
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆23Updated last year
- SCARR is a Side-Channel Analysis (SCA) framework☆69Updated 3 months ago
- Donjon hardware tool for circuits security evaluation☆90Updated 2 weeks ago
- ☆14Updated last year
- A security oriented SoC featuring a custom pipelined RISC-V core and LCD-TFT controller☆13Updated 4 years ago
- ☆24Updated 5 months ago
- FPGA based dumper for flashes and more☆15Updated 2 months ago
- Side-channel analysis setup for OpenTitan☆33Updated last week
- ARCHIE is a QEMU-based architecture-independent fault evaluation tool, that is able to simulate transient and permanent instruction and d…☆24Updated last month
- RFCs for changes to the Amaranth language and standard components☆18Updated 3 weeks ago