Alternatives and similar repositories for secbench

Users that are interested in secbench are comparing it to the libraries listed below

• opentrng / ptrng
  Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.
  ☆14Updated 3 months ago
• ZSusskind / vcd2csv
  Extracts specified data from a VCD file into CSV form
  ☆10Updated 6 years ago
• simple-crypto / SCALib
  Side-Channel Analysis Library
  ☆105Updated 5 months ago
• socsecresearch / SoC_Vulnerability_Benchmarks
  ☆12Updated 9 months ago
• GMUCERG / fobos
  Flexible Open-source workBench fOr Side-channel analysis (FOBOS)
  ☆13Updated 2 months ago
• lowRISC / ot-sca
  Side-channel analysis setup for OpenTitan
  ☆37Updated 2 months ago
• ESCristiano / BUSted
  BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect
  ☆11Updated last year
• mirjanastojilovic / RDS
  FPGA routing delay sensors for effective remote power analysis attacks
  ☆13Updated last year
• AISyLab / AISY_Framework
  Deep Learning-based Framework for Side-Channel Analysis
  ☆39Updated 3 years ago
• ChairImpSec / PROLEAD
  PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software　　　　　　　　　　　　　FIESTA - Fault Injection Evaluation with Statistic…
  ☆41Updated last week
• Ledger-Donjon / silicon-toaster
  ☆37Updated last month
• Secure-Embedded-Systems / Masked-AES-Implementation
  ☆23Updated 5 years ago
• chipsalliance / caliptra-rtl
  HW Design Collateral for Caliptra RoT IP
  ☆128Updated last week
• antmicro / rowhammer-tester
  ☆73Updated 2 weeks ago
• ANSSI-FR / ASCAD
  Side Channels Analysis and Deep Learning
  ☆227Updated last month
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆77Updated 2 months ago
• newaetech / CW305-Arm-DesignStart
  Instruction and files for porting Arm DesignStart to CW305.
  ☆16Updated 2 years ago
• crosscon / CROSSCON-Hypervisor
  CROSSCON-Hypervisor, a Lightweight Hypervisor
  ☆21Updated last month
• zero-day-labs / riscv-iopmp
  IOPMP IP
  ☆22Updated 6 months ago
• rprimas / ascon-verilog
  Hardware Design of Ascon
  ☆35Updated last week
• phonchi / awesome-side-channel-attack
  A curated list of awesome side-channel attack resources
  ☆103Updated 2 months ago
• vmarribas / VerMFi
  VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against …
  ☆20Updated 6 years ago
• eshard / scared
  Make your first side-channel attack on public datasets with eShard. This is a mirror of scared Gitlab repository. All contributions and m…
  ☆104Updated this week
• sca-research / GILES
  ☆13Updated 4 years ago
• proteus-core / proteus
  The SpinalHDL design of the Proteus core, an extensible RISC-V core.
  ☆61Updated 3 weeks ago
• openhwgroup / cva6-platform
  CVA6-platform is a multicore CVA6 with CV-MESH software and regression platform
  ☆12Updated 2 years ago
• coruus / canright-aes-sboxes
  David Canright's tiny AES S-boxes
  ☆28Updated 11 years ago
• sca-research / ELMO
  ☆54Updated last year
• GMUCERG / Dilithium
  High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.
  ☆75Updated 3 years ago
• Chair-for-Security-Engineering / AES_masked_BRAM
  Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)
  ☆16Updated 5 years ago