Alternatives and similar repositories for secbench

Users that are interested in secbench are comparing it to the libraries listed below

• opentrng / ptrng
  Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.
  ☆13Updated 2 months ago
• simple-crypto / SCALib
  Side-Channel Analysis Library
  ☆96Updated last week
• lowRISC / ot-sca
  Side-channel analysis setup for OpenTitan
  ☆36Updated last month
• ESCristiano / BUSted
  BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect
  ☆11Updated last year
• Ledger-Donjon / silicon-toaster
  ☆26Updated 8 months ago
• KevinQhv / ClockFaultInjector
  Clock Fault Injector - Clock Glitching Attack with Chipwhisperer
  ☆8Updated 8 months ago
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆69Updated 5 months ago
• ChairImpSec / PROLEAD
  PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software　　　　　　　　　　　　　FIESTA - Fault Injection Evaluation with Statistic…
  ☆40Updated this week
• GMUCERG / fobos
  Flexible Open-source workBench fOr Side-channel analysis (FOBOS)
  ☆11Updated 2 months ago
• Chair-for-Security-Engineering / AES_masked_BRAM
  Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)
  ☆16Updated 4 years ago
• coruus / canright-aes-sboxes
  David Canright's tiny AES S-boxes
  ☆28Updated 11 years ago
• chipsalliance / caliptra-rtl
  HW Design Collateral for Caliptra RoT IP
  ☆110Updated this week
• AISyLab / AISY_Framework
  Deep Learning-based Framework for Side-Channel Analysis
  ☆36Updated 3 years ago
• antmicro / rowhammer-tester
  ☆64Updated 3 months ago
• Secure-Embedded-Systems / Masked-AES-Implementation
  ☆23Updated 5 years ago
• sca-research / ELMO
  ☆51Updated last year
• phonchi / awesome-side-channel-attack
  A curated list of awesome side-channel attack resources
  ☆89Updated last month
• rprimas / ascon-verilog
  Hardware Design of Ascon
  ☆24Updated last month
• mirjanastojilovic / RDS
  FPGA routing delay sensors for effective remote power analysis attacks
  ☆11Updated last year
• ANSSI-FR / ASCAD
  Side Channels Analysis and Deep Learning
  ☆216Updated 2 years ago
• proteus-core / proteus
  The SpinalHDL design of the Proteus core, an extensible RISC-V core.
  ☆56Updated last week
• vmarribas / VerMFi
  VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against …
  ☆19Updated 5 years ago
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆29Updated 6 years ago
• lowRISC / ibex-demo-system
  A demo system for Ibex including debug support and some peripherals
  ☆76Updated 2 months ago
• newaetech / chipwhisperer-jupyter
  Interactive ChipWhisperer tutorials using Jupyter notebooks.
  ☆293Updated 4 months ago
• epfl-vlsc / bitfiltrator
  Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats
  ☆46Updated 2 years ago
• zero-day-labs / riscv-iopmp
  IOPMP IP
  ☆19Updated last month
• isec-tugraz / coco-alma
  CocoAlma is an execution-aware tool for formal verification of masked implementations
  ☆22Updated 11 months ago
• CommonEvaluationPlatform / CEP
  The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…
  ☆23Updated 11 months ago
• acmert / kyber-polmul-hw
  Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme
  ☆36Updated 3 years ago