sailordiary / computer-systems-ucasLinks
中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session
☆32Updated 7 years ago
Alternatives and similar repositories for computer-systems-ucas
Users that are interested in computer-systems-ucas are comparing it to the libraries listed below
Sorting:
- ☆34Updated 5 years ago
- A softcore microprocessor of MIPS32 architecture.☆39Updated 11 months ago
- 中国科学院大学(UCAS)2020年春季学期计算机组成原理实验课作业☆18Updated 3 years ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 5 years ago
- 国科大一生一芯 第二期: RISCV-64 五级流水线CPU☆17Updated 4 years ago
- 中国科学院大学高级计算机体系结构课程作业:使用OpenROAD-flow完成RTL到GDS全流程☆28Updated 5 years ago
- Computer System Project for Loongson FPGA Board in 2017☆52Updated 7 years ago
- 我的一生一芯项目☆16Updated 3 years ago
- nscscc2018☆26Updated 6 years ago
- Introduction to Computer Systems (II), Spring 2021☆51Updated 3 years ago
- 为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助☆128Updated 4 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆48Updated last year
- 计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》 工程环境及 RTL 代 码合集☆18Updated 3 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆8Updated 3 years ago
- 奋战一学期,造台计算机(编译出的bit文件在release中,可以直接食用)☆127Updated 5 years ago
- 一生一芯的信息发布和内容网站☆131Updated last year
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆172Updated 3 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆43Updated 4 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆136Updated 11 months ago
- 体系结构课程实验:RISC-V 32I 流水线 CPU,实现37条指令,转发,冒险检测,Cache,分支预测器☆81Updated 5 years ago
- 基于RISC_V32I指令集架构的五级流水CPU☆15Updated 5 years ago
- A FPGA-supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL. Achieve good performance due to optimizations like branch p…☆9Updated 5 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆40Updated 7 years ago
- ☆86Updated last month
- riscv32i-cpu☆18Updated 4 years ago
- ☆64Updated last month
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆106Updated 6 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated last year