thu-cs-lab/supervisor-rv external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

thu-cs-lab/supervisor-rv

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/thu-cs-lab/supervisor-rv)

Close

thu-cs-lab / supervisor-rvView on GitHubMore

• External links
• Readme badge

计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位

☆127Dec 4, 2025Updated 3 months ago

Alternatives and similar repositories for supervisor-rv

Users that are interested in supervisor-rv are comparing it to the libraries listed below

• thu-cs-lab / thinpad_top

  View on GitHub
  Project template for Artix-7 based Thinpad board
  ☆52Sep 13, 2025Updated 5 months ago
• jiegec / verilog-lang

  View on GitHub
  A hand-written recursive decent Verilog parser.
  ☆10Jan 30, 2026Updated last month
• CircuitCoder / mill

  View on GitHub
  RV32I by cats
  ☆15Sep 4, 2023Updated 2 years ago
• twd2 / fpga-nat64

  View on GitHub
  A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.
  ☆30May 14, 2020Updated 5 years ago
• decaf-lang / minidecaf

  View on GitHub
  The MiniDecaf compilers.
  ☆67Jan 16, 2021Updated 5 years ago
• dramforever / finlog

  View on GitHub
  Compiling finite generators to digital logic. WIP
  ☆13Aug 24, 2020Updated 5 years ago
• thu-cs-lab / JieLabs-Web

  View on GitHub
  Backend & Frontend for JieLabs
  ☆22Mar 3, 2023Updated 3 years ago
• jiegec / verilog-format

  View on GitHub
  A naive verilog/systemverilog formatter
  ☆21Mar 22, 2025Updated 11 months ago
• z4yx / supervisor-mips32

  View on GitHub
  计算机组成原理课程32位监控程序
  ☆50Jun 2, 2020Updated 5 years ago
• twd2 / roload

  View on GitHub
  My DAC '21 work open-sourced.
  ☆14Feb 25, 2021Updated 5 years ago
• jiegec / rvv-kernels

  View on GitHub
  Implements kernels with RISC-V Vector
  ☆22Mar 24, 2023Updated 2 years ago
• CircuitCoder / MeowRust

  View on GitHub
  Relaxed Rust (for cats)
  ☆14Nov 20, 2019Updated 6 years ago
• thu-cs-lab / jieplag

  View on GitHub
  Plagiarism detection tool in Rust (inspired by Stanford Moss)
  ☆54Sep 12, 2025Updated 5 months ago
• jiegec / jtag-remote-server

  View on GitHub
  Remote JTAG server for remote debugging
  ☆43Dec 31, 2025Updated 2 months ago
• meow-chip / MeowV64

  View on GitHub
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆61Feb 17, 2022Updated 4 years ago
• jiegec / Projects

  View on GitHub
  A summary of my projects
  ☆49Dec 29, 2025Updated 2 months ago
• thu-cs-lab / Router-Lab

  View on GitHub
  Lab for Network Principles since 2019-2020 fall
  ☆175Sep 22, 2025Updated 5 months ago
• char-fish-after-lunch / SystemOnCat

  View on GitHub
  An SoC with multiple RISC-V IMA processors.
  ☆19Aug 1, 2018Updated 7 years ago
• Harry-Chen / fpga-virtual-console

  View on GitHub
  VT220-compatible console on Cyclone IV EP4CE55F23I7
  ☆43Jun 28, 2018Updated 7 years ago
• NOP-Processor / NOP-Core

  View on GitHub
  High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)
  ☆83Aug 29, 2023Updated 2 years ago
• thu-cs-lab / Router-Lab-Docs

  View on GitHub
  Documentation for Router Lab
  ☆70Nov 19, 2025Updated 3 months ago
• KireinaHoro / khtcp

  View on GitHub
  PKU CompNet'19 Lab 2 - Homebrew TCP
  ☆12Nov 29, 2019Updated 6 years ago
• jiegec / naiverouter

  View on GitHub
  A router IP written in Verilog.
  ☆12Dec 20, 2019Updated 6 years ago
• jiegec / HT42B534USB2UART

  View on GitHub
  A simple USB to UART board designed with KiCad.
  ☆14May 4, 2023Updated 2 years ago
• jiegec / learn_tsinghua_app

  View on GitHub
  网络学堂 PC 端 App
  ☆21Updated this week
• z4yx / vivado-docker

  View on GitHub
  Dockerfile with Vivado for CI
  ☆27Apr 17, 2020Updated 5 years ago
• ZhaohengLi / router-lab

  View on GitHub
  清华大学2019年计算机网络原理路由器实验
  ☆14Jan 5, 2020Updated 6 years ago
• meow-chip / MeowRouter

  View on GitHub
  A hardware accelerated IP packet forwarder running on programmable ICs
  ☆15Jan 21, 2023Updated 3 years ago
• typekernel / typekernel

  View on GitHub
  Warning: 🕳 ahead!
  ☆16Jan 8, 2020Updated 6 years ago
• CircuitCoder / cidr-calc

  View on GitHub
  CIDR union / subtraction
  ☆14Feb 25, 2026Updated last week
• Fugoes / yaay-rs

  View on GitHub
  Yet Another AsYnc runtime for RuSt.
  ☆33Feb 1, 2020Updated 6 years ago
• KeinTung / THU-CS-2019-Reading-Group

  View on GitHub
  ☆14May 29, 2019Updated 6 years ago
• riscv / riscv-control-transfer-records

  View on GitHub
  This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…
  ☆23Feb 19, 2025Updated last year
• thu-cs-lab / Digital-Design-Docs

  View on GitHub
  Documentation for Digital Design course
  ☆20Jun 10, 2025Updated 8 months ago
• vijos / vijosos

  View on GitHub
  Vijos: Vijos Isn't Just an Operating System
  ☆10May 31, 2020Updated 5 years ago
• rcore-os / x86-smpboot

  View on GitHub
  Booting multi-processors on x86 bare-metal.
  ☆12Feb 25, 2022Updated 4 years ago
• cdluminate / tasque

  View on GitHub
  Zero-Config Single-Node Workload Manager
  ☆17Jan 5, 2021Updated 5 years ago
• trivialmips / nontrivial-mips

  View on GitHub
  NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.
  ☆607Jul 7, 2020Updated 5 years ago
• Jrinx / Jrinx

  View on GitHub
  ARINC653 Multi-Partition Operating System Based On RISC-V, capable of running on SiFive HiFive Unmatched.
  ☆28Jun 25, 2023Updated 2 years ago