thu-cs-lab / supervisor-rvView external linksLinks
计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位
☆127Dec 4, 2025Updated 2 months ago
Alternatives and similar repositories for supervisor-rv
Users that are interested in supervisor-rv are comparing it to the libraries listed below
Sorting:
- Project template for Artix-7 based Thinpad board☆52Sep 13, 2025Updated 5 months ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated 2 weeks ago
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆30May 14, 2020Updated 5 years ago
- The MiniDecaf compilers.☆67Jan 16, 2021Updated 5 years ago
- Compiling finite generators to digital logic. WIP☆13Aug 24, 2020Updated 5 years ago
- Backend & Frontend for JieLabs☆22Mar 3, 2023Updated 2 years ago
- A naive verilog/systemverilog formatter☆21Mar 22, 2025Updated 10 months ago
- 计算机组成原理课程32位监控程序☆50Jun 2, 2020Updated 5 years ago
- My DAC '21 work open-sourced.☆14Feb 25, 2021Updated 4 years ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 2 years ago
- Relaxed Rust (for cats)☆14Nov 20, 2019Updated 6 years ago
- Plagiarism detection tool in Rust (inspired by Stanford Moss)☆54Sep 12, 2025Updated 5 months ago
- Remote JTAG server for remote debugging☆43Dec 31, 2025Updated last month
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 3 years ago
- A summary of my projects☆49Dec 29, 2025Updated last month
- Lab for Network Principles since 2019-2020 fall☆175Sep 22, 2025Updated 4 months ago
- VT220-compatible console on Cyclone IV EP4CE55F23I7☆43Jun 28, 2018Updated 7 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Aug 29, 2023Updated 2 years ago
- Documentation for Router Lab☆70Nov 19, 2025Updated 2 months ago
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- PKU CompNet'19 Lab 2 - Homebrew TCP☆12Nov 29, 2019Updated 6 years ago
- A simple USB to UART board designed with KiCad.☆14May 4, 2023Updated 2 years ago
- 网络学堂 PC 端 App☆21Feb 4, 2023Updated 3 years ago
- Dockerfile with Vivado for CI☆27Apr 17, 2020Updated 5 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Jan 21, 2023Updated 3 years ago
- 清华大学2019年计算机网络原理路由器实验☆14Jan 5, 2020Updated 6 years ago
- Compile Time RapidJSON: A compile time C++ header only JSON library without bloating yet another hand-crafted JSON parser based on RapidJ…☆14Jun 29, 2020Updated 5 years ago
- Warning: 🕳 ahead!☆16Jan 8, 2020Updated 6 years ago
- CIDR union / subtraction☆14Feb 6, 2026Updated last week
- ☆14May 29, 2019Updated 6 years ago
- Documentation for Digital Design course☆20Jun 10, 2025Updated 8 months ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Feb 19, 2025Updated 11 months ago
- Booting multi-processors on x86 bare-metal.☆12Feb 25, 2022Updated 3 years ago
- Vijos: Vijos Isn't Just an Operating System☆10May 31, 2020Updated 5 years ago
- Zero-Config Single-Node Workload Manager☆17Jan 5, 2021Updated 5 years ago
- NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.☆606Jul 7, 2020Updated 5 years ago
- ARINC653 Multi-Partition Operating System Based On RISC-V, capable of running on SiFive HiFive Unmatched.☆28Jun 25, 2023Updated 2 years ago
- uCore MIPS32 porting☆18Dec 16, 2019Updated 6 years ago