Alternatives and similar repositories for mips-simulator:

Users that are interested in mips-simulator are comparing it to the libraries listed below

• skyzh / mips-cpu
  💻 A 5-stage pipeline MIPS CPU implementation in Verilog.
  ☆28Updated 4 years ago
• losfair / Violet
  Superscalar RISC-V processor written in Clash.
  ☆34Updated 2 years ago
• imkiva / valheim
  Just for fun riscv64 emulator, which boots the Linux.
  ☆41Updated 2 years ago
• dramforever / finlog
  Compiling finite generators to digital logic. WIP
  ☆14Updated 4 years ago
• char-fish-after-lunch / SystemOnCat
  An SoC with multiple RISC-V IMA processors.
  ☆19Updated 6 years ago
• trackoor / AwesomePL
  A Collection of Papers & Notes in Programming Language & Formal Verification
  ☆16Updated 2 years ago
• SchrodingerZhu / VNMCC
  Very Naive MIPS CPU using Clash
  ☆29Updated 3 years ago
• pku-minic / first-step-rs
  Take your first step in writing a compiler. Implemented in Rust.
  ☆15Updated last year
• lsrcz / mini-prover
  Term project for TaPL. A mini coq-like proof assistant.
  ☆17Updated 6 years ago
• rcore-os / x86-smpboot
  Booting multi-processors on x86 bare-metal.
  ☆11Updated 2 years ago
• typekernel / typekernel
  Warning: 🕳 ahead!
  ☆16Updated 5 years ago
• trackoor / Chi
  🍀 Chi is a subset of Common Lisp, implemented in Python3. Yet another mal.
  ☆16Updated 4 years ago
• AD1024 / veripy
  Python3 auto-active verification library (migrated to an Intel project)
  ☆24Updated 2 years ago
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆91Updated 2 months ago
• thu-cs-lab / JieLabs-Web
  Backend & Frontend for JieLabs
  ☆22Updated last year
• Harry-Chen / rust-mips
  Rust library for low-level abstraction of MIPS processors
  ☆30Updated 4 years ago
• ring00 / bbl-ucore
  uCore OS Labs on Berkeley bootloader
  ☆39Updated 6 years ago
• dramforever / ixayoi
  (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog
  ☆12Updated 3 years ago
• PrincetonUniversity / DeepSpecDB
  ☆27Updated 2 months ago
• shady831213 / terminus
  A riscv isa simulator in rust.
  ☆63Updated last year
• ThaumicMekanism / venus
  RISC-V instruction set simulator built for education
  ☆154Updated 2 years ago
• rcore-os / rcore-user
  User programs for rCore OS
  ☆18Updated 2 years ago
• MarisaKirisame / MemoryBalancer
  ☆23Updated last year
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆56Updated last week
• dramforever / each
  ☆10Updated 5 years ago
• MashPlant / decaf-rs
  Framework of pa code for THU compiler principle course.
  ☆13Updated 5 years ago
• Booob / P523
  P523 Code
  ☆27Updated 9 years ago
• trackoor / RayTracer.ml
  🌈 Path tracer implemented in OCaml based on "Ray Tracing in One Weekend"
  ☆18Updated 2 years ago
• tqyaaaaang / Hyper-OS
  Operating System Simulator
  ☆19Updated 5 years ago
• CircuitCoder / ChannelOS
  What if everything is a io_uring?
  ☆16Updated 2 years ago