skyzh / mips-simulator
๐ป A 5-stage pipeline MIPS CPU design in Haskell.
โ36Updated 4 years ago
Alternatives and similar repositories for mips-simulator:
Users that are interested in mips-simulator are comparing it to the libraries listed below
- Warning: ๐ณ ahead!โ16Updated 5 years ago
- Just for fun riscv64 emulator, which boots the Linux.โ41Updated 2 years ago
- Take your first step in writing a compiler. Implemented in Rust.โ15Updated last year
- Compiling finite generators to digital logic. WIPโ14Updated 4 years ago
- An SoC with multiple RISC-V IMA processors.โ19Updated 6 years ago
- Superscalar RISC-V processor written in Clash.โ34Updated 2 years ago
- Booting multi-processors on x86 bare-metal.โ11Updated 3 years ago
- A Collection of Papers & Notes in Programming Language & Formal Verificationโ17Updated 2 years ago
- Rust RISC-V Virtual Machineโ96Updated 4 months ago
- Framework of pa code for THU compiler principle course.โ13Updated 5 years ago
- A Symmetric Multiprocessing OS Kernel over RISC-Vโ30Updated 2 years ago
- Rust library for low-level abstraction of MIPS processorsโ31Updated 4 years ago
- A riscv isa simulator in rust.โ64Updated last year
- ๐ป A 5-stage pipeline MIPS CPU implementation in Verilog.โ28Updated 4 years ago
- User programs for rCore OSโ18Updated 2 years ago
- uCore OS Labs on Berkeley bootloaderโ39Updated 7 years ago
- ๅบไบ้พ่ฏFPGAๅผๅๆฟ็่ฎก็ฎๆบ็ปผๅ็ณป็ปๅฎ้ชโ25Updated 6 years ago
- Asynchronous OS kernel written in Rust.โ34Updated 4 years ago
- A C0 compiler for homework | C0 ็ผ่ฏๅจ | ๅ่ช่ฝฏ้ข็ผ่ฏๅ็ๅคงไฝไธโ30Updated 4 years ago
- An LALR1(1)/LL(1) parser generator in Rust, for multiple languages.โ49Updated 3 years ago
- [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)โ14Updated 4 years ago
- rCore_tutorial_testsโ10Updated 3 years ago
- Term project for TaPL. A mini coq-like proof assistant.โ17Updated 6 years ago
- Implements kernels with RISC-V Vectorโ22Updated 2 years ago
- Handle TrapFrame across kernel and user space on multiple ISAs.โ31Updated 8 months ago
- Yet another toy CPU.โ91Updated last year
- Very Naive MIPS CPU using Clashโ29Updated 3 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilogโ12Updated 3 years ago
- Python3 auto-active verification library (migrated to an Intel project)โ25Updated 2 years ago
- outline and links for PLDI 2022 tutorialโ17Updated 2 years ago