Alternatives and similar repositories for mips-simulator:

Users that are interested in mips-simulator are comparing it to the libraries listed below

• losfair / Violet
  Superscalar RISC-V processor written in Clash.
  ☆34Updated 2 years ago
• pku-minic / first-step-rs
  Take your first step in writing a compiler. Implemented in Rust.
  ☆15Updated last year
• skyzh / mips-cpu
  💻 A 5-stage pipeline MIPS CPU implementation in Verilog.
  ☆28Updated 4 years ago
• imkiva / valheim
  Just for fun riscv64 emulator, which boots the Linux.
  ☆41Updated 2 years ago
• dramforever / finlog
  Compiling finite generators to digital logic. WIP
  ☆14Updated 4 years ago
• rcore-os / x86-smpboot
  Booting multi-processors on x86 bare-metal.
  ☆11Updated 2 years ago
• char-fish-after-lunch / SystemOnCat
  An SoC with multiple RISC-V IMA processors.
  ☆19Updated 6 years ago
• lynzrand / chigusa
  A C0 compiler for homework | C0 编译器 | 北航软院编译原理大作业
  ☆30Updated 4 years ago
• typekernel / typekernel
  Warning: 🕳 ahead!
  ☆16Updated 5 years ago
• Harry-Chen / rust-mips
  Rust library for low-level abstraction of MIPS processors
  ☆30Updated 4 years ago
• trackoor / AwesomePL
  A Collection of Papers & Notes in Programming Language & Formal Verification
  ☆16Updated 2 years ago
• ring00 / bbl-ucore
  uCore OS Labs on Berkeley bootloader
  ☆39Updated 7 years ago
• CircuitCoder / ChannelOS
  What if everything is a io_uring?
  ☆16Updated 2 years ago
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆94Updated 3 months ago
• rcore-os / rcore-user
  User programs for rCore OS
  ☆18Updated 2 years ago
• Booob / P523
  P523 Code
  ☆28Updated 10 years ago
• wangrunji0408 / rjrouter
  [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)
  ☆14Updated 4 years ago
• z4yx / vivado-docker
  Dockerfile with Vivado for CI
  ☆28Updated 4 years ago
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆35Updated 2 years ago
• dramforever / ixayoi
  (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog
  ☆12Updated 3 years ago
• MashPlant / lalr1
  An LALR1(1)/LL(1) parser generator in Rust, for multiple languages.
  ☆49Updated 2 years ago
• KireinaHoro / khemu
  Binary translation in Rust
  ☆11Updated 4 years ago
• lsrcz / mini-prover
  Term project for TaPL. A mini coq-like proof assistant.
  ☆17Updated 6 years ago
• jiegec / chisel-memory-lower
  Lower chisel memories to SRAM macros
  ☆12Updated 10 months ago
• jiegec / verilog-lang
  A hand-written recursive decent Verilog parser.
  ☆11Updated 2 years ago
• thu-cs-lab / JieLabs-Web
  Backend & Frontend for JieLabs
  ☆22Updated last year
• MashPlant / decaf-rs
  Framework of pa code for THU compiler principle course.
  ☆13Updated 5 years ago
• oscourse-tsinghua / LoongsonCsprj2017-manual
  基于龙芯FPGA开发板的计算机综合系统实验
  ☆25Updated 6 years ago
• were / bfsh
  Being a full-stack hacker, RISCV, LLVM, and more.
  ☆18Updated 3 years ago
• MarisaKirisame / MemoryBalancer
  ☆24Updated last year