skordal / sha256Links
A simple SHA-256 implementation in VHDL
☆22Updated 6 years ago
Alternatives and similar repositories for sha256
Users that are interested in sha256 are comparing it to the libraries listed below
Sorting:
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆290Updated 11 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆176Updated 3 years ago
- Bitcoin miner for Xilinx FPGAs☆97Updated 12 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆81Updated 7 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 7 years ago
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆106Updated 2 years ago
- An open source FPGA miner for Blakecoin☆52Updated 11 years ago
- DUAL Spartan6 Development Platform☆85Updated 7 years ago
- Public repository for PicoEVB (Xilinx Artix XC7A50T based)☆260Updated 3 years ago
- Open source hardware implementation of classic CryptoNight☆38Updated 2 years ago
- A utility for Composing FPGA designs from Peripherals☆185Updated 9 months ago
- Hardware implementation of the SHA-256 cryptographic hash function☆358Updated 2 months ago
- A simplified version of an FPGA bitcoin miner☆53Updated 6 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 7 years ago
- DE0 Nano port of fpgaminer - this is based on https://github.com/progranism/Open-Source-FPGA-Bitcoin-Miner☆90Updated 11 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆155Updated 7 years ago
- An Open Source FPGA GroestlCoin Miner☆10Updated 7 years ago
- A wishbone controlled scope for FPGA's☆84Updated last year
- A collection of awesome MyHDL tutorials, projects and third-party tools.☆93Updated 4 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆41Updated 9 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆39Updated last year
- SHA256 hardware accelerator, synthesized for and mapped on the Zynq core of the Zybo board by Digilent☆26Updated 7 years ago
- ☆63Updated 6 years ago
- Collection of open-source peripherals in Verilog☆181Updated 3 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆30Updated 7 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆99Updated 6 years ago
- Generic Logic Interfacing Project☆47Updated 5 years ago
- A 64-stage pipelined MD5 implementation written in verliog. Runs reliably on a DE0-Nano at 100mhz, computing 100 million hashes per seco…☆68Updated 3 years ago
- ☆66Updated 3 years ago
- An SHA-256 module implementation in VHDL. Based on NIST FIPS 180-4.☆15Updated 2 weeks ago