skordal / sha256Links
A simple SHA-256 implementation in VHDL
☆22Updated 6 years ago
Alternatives and similar repositories for sha256
Users that are interested in sha256 are comparing it to the libraries listed below
Sorting:
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆288Updated 10 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆173Updated 3 years ago
- DUAL Spartan6 Development Platform☆86Updated 7 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 7 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆79Updated 7 years ago
- Bitcoin miner for Xilinx FPGAs☆97Updated 12 years ago
- DE0 Nano port of fpgaminer - this is based on https://github.com/progranism/Open-Source-FPGA-Bitcoin-Miner☆90Updated 10 years ago
- An open source FPGA miner for Blakecoin☆52Updated 10 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 7 years ago
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆51Updated 12 years ago
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆107Updated last year
- An Open Source FPGA GroestlCoin Miner☆10Updated 7 years ago
- A utility for Composing FPGA designs from Peripherals☆181Updated 6 months ago
- AES-128 hardware implementation☆33Updated 5 years ago
- Open source hardware implementation of classic CryptoNight☆38Updated 2 years ago
- Public repository for PicoEVB (Xilinx Artix XC7A50T based)☆256Updated 3 years ago
- Mining CryptoNight Haven on the Varium C1100☆10Updated 3 years ago
- Hardware implementation of the SHA-256 cryptographic hash function☆345Updated 3 weeks ago
- Public repository for Litefury & Nitefury☆294Updated last year
- SHA256 hardware accelerator, synthesized for and mapped on the Zynq core of the Zybo board by Digilent☆26Updated 7 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆92Updated 5 years ago
- Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow☆88Updated 4 months ago
- Collection of open-source peripherals in Verilog☆179Updated 3 years ago
- VHDL Implementation of AES Algorithm☆82Updated 3 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆153Updated 7 years ago
- ☆113Updated 3 months ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- FPGA referrence implementation for aion equihash 2109☆14Updated 6 years ago
- A 64-stage pipelined MD5 implementation written in verliog. Runs reliably on a DE0-Nano at 100mhz, computing 100 million hashes per seco…☆68Updated 3 years ago
- A C to verilog compiler☆53Updated 10 years ago