skordal / sha256Links
A simple SHA-256 implementation in VHDL
☆23Updated 7 years ago
Alternatives and similar repositories for sha256
Users that are interested in sha256 are comparing it to the libraries listed below
Sorting:
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆291Updated 11 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 7 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆176Updated 3 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆63Updated 7 years ago
- An open source FPGA miner for Blakecoin☆52Updated 11 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆82Updated 7 years ago
- DE0 Nano port of fpgaminer - this is based on https://github.com/progranism/Open-Source-FPGA-Bitcoin-Miner☆90Updated 11 years ago
- Bitcoin miner for Xilinx FPGAs☆98Updated 12 years ago
- Hardware implementation of the SHA-256 cryptographic hash function☆363Updated 4 months ago
- Public repository for PicoEVB (Xilinx Artix XC7A50T based)☆263Updated 3 years ago
- AES-128 hardware implementation☆33Updated 5 years ago
- An Open Source FPGA GroestlCoin Miner☆10Updated 7 years ago
- Public repository for Litefury & Nitefury☆304Updated last year
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆41Updated 9 years ago
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆107Updated 2 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆156Updated 7 years ago
- START HERE! FPGA and Linux Development Combined☆23Updated 8 years ago
- A utility for Composing FPGA designs from Peripherals☆185Updated 11 months ago
- Open source hardware implementation of classic CryptoNight☆37Updated 2 years ago
- SuperSpeed USB 3.0 FPGA platform☆264Updated 10 years ago
- ☆112Updated 7 months ago
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆199Updated 7 years ago
- Mining CryptoNight Haven on the Varium C1100☆10Updated 3 years ago
- SHA256 hardware accelerator, synthesized for and mapped on the Zynq core of the Zybo board by Digilent☆27Updated 7 years ago
- DUAL Spartan6 Development Platform☆85Updated 7 years ago
- VHDL Implementation of AES Algorithm☆89Updated 4 years ago
- FPGA referrence implementation for aion equihash 2109☆15Updated 7 years ago
- Example verilog / miner for crypto mining using AWS F1 instances☆30Updated 7 years ago
- A 32-bit RISC-V processor for mriscv project☆59Updated 8 years ago
- A 64-stage pipelined MD5 implementation written in verliog. Runs reliably on a DE0-Nano at 100mhz, computing 100 million hashes per seco…☆68Updated 3 years ago