skordal / sha256
A simple SHA-256 implementation in VHDL
☆22Updated 6 years ago
Alternatives and similar repositories for sha256:
Users that are interested in sha256 are comparing it to the libraries listed below
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆77Updated 6 years ago
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆105Updated last year
- Bitcoin miner for Xilinx FPGAs☆96Updated 11 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆174Updated 3 years ago
- A utility for Composing FPGA designs from Peripherals☆170Updated last month
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆287Updated 10 years ago
- A Python package to use FPGA development tools programmatically.☆98Updated 2 months ago
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆189Updated 6 years ago
- AES-128 hardware implementation☆32Updated 4 years ago
- An open source FPGA miner for Blakecoin☆51Updated 10 years ago
- DE0 Nano port of fpgaminer - this is based on https://github.com/progranism/Open-Source-FPGA-Bitcoin-Miner☆90Updated 10 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 6 years ago
- Various projects of SPI loader module for xilinx fpga☆28Updated 4 years ago
- Public repository for PicoEVB (Xilinx Artix XC7A50T based)☆253Updated 3 years ago
- Generic Logic Interfacing Project☆44Updated 4 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆35Updated last year
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆39Updated 9 years ago
- ☆63Updated 6 years ago
- ☆108Updated 2 weeks ago
- Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow☆88Updated 9 months ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆30Updated 6 years ago
- A C to verilog compiler☆52Updated 9 years ago
- An SHA-256 module implementation in VHDL. Based on NIST FIPS 180-4.☆15Updated 5 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆94Updated 2 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆88Updated 6 years ago
- A collection of awesome MyHDL tutorials, projects and third-party tools.☆93Updated 3 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆73Updated 3 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 3 weeks ago
- SHA256 hardware accelerator, synthesized for and mapped on the Zynq core of the Zybo board by Digilent☆24Updated 6 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆61Updated 8 years ago