skordal / sha256
A simple SHA-256 implementation in VHDL
☆22Updated 6 years ago
Alternatives and similar repositories for sha256:
Users that are interested in sha256 are comparing it to the libraries listed below
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆172Updated 3 years ago
- Bitcoin miner for Xilinx FPGAs☆97Updated 11 years ago
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆51Updated 11 years ago
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆287Updated 10 years ago
- DE0 Nano port of fpgaminer - this is based on https://github.com/progranism/Open-Source-FPGA-Bitcoin-Miner☆90Updated 10 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆78Updated 7 years ago
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆105Updated last year
- An open source FPGA miner for Blakecoin☆51Updated 10 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 7 years ago
- DUAL Spartan6 Development Platform☆86Updated 7 years ago
- An SHA-256 module implementation in VHDL. Based on NIST FIPS 180-4.☆15Updated 5 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 7 years ago
- ARM4U☆34Updated 10 years ago
- ☆63Updated 6 years ago
- Various projects of SPI loader module for xilinx fpga☆29Updated 4 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆39Updated 9 years ago
- Public repository for PicoEVB (Xilinx Artix XC7A50T based)☆254Updated 3 years ago
- SHA256 hardware accelerator, synthesized for and mapped on the Zynq core of the Zybo board by Digilent☆26Updated 6 years ago
- Collection of open-source peripherals in Verilog☆174Updated 2 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆35Updated last year
- Open source hardware implementation of classic CryptoNight☆37Updated last year
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆42Updated 8 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Updated 6 years ago
- AES-128 hardware implementation☆32Updated 4 years ago
- A utility for Composing FPGA designs from Peripherals☆175Updated 3 months ago
- VHDL library 4 FPGAs☆175Updated last week
- ☆111Updated last week
- The original high performance and small footprint system-on-chip based on Migen™☆322Updated 2 weeks ago
- A simplified version of an FPGA bitcoin miner☆52Updated 5 years ago
- An open-source VHDL library for FPGA design.☆31Updated 2 years ago