skordal / sha256
A simple SHA-256 implementation in VHDL
☆22Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for sha256
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆171Updated 2 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆75Updated 6 years ago
- An open source FPGA miner for Blakecoin☆50Updated 10 years ago
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆101Updated last year
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆281Updated 10 years ago
- ☆63Updated 5 years ago
- Bitcoin miner for Xilinx FPGAs☆93Updated 11 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 6 years ago
- SHA256 hardware accelerator, synthesized for and mapped on the Zynq core of the Zybo board by Digilent☆24Updated 6 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆86Updated 5 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆35Updated 9 months ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆29Updated 6 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 6 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆36Updated 10 months ago
- Generic Logic Interfacing Project☆44Updated 4 years ago
- An SHA-256 module implementation in VHDL. Based on NIST FIPS 180-4.☆13Updated 4 years ago
- DE0 Nano port of fpgaminer - this is based on https://github.com/progranism/Open-Source-FPGA-Bitcoin-Miner☆90Updated 10 years ago
- A 32-bit RISC-V processor for mriscv project☆56Updated 7 years ago
- An Open Source configuration of the Arty platform☆122Updated 10 months ago
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆42Updated 8 years ago
- Network Tap based on the ZedBoard and Ethernet FMC☆12Updated this week
- A wishbone controlled scope for FPGA's☆73Updated 10 months ago
- Scratchpad repository for the 100-day FPGA challenge☆14Updated 5 years ago
- A System on a Chip Implementation for the XuLA2-LX25 board☆16Updated 5 years ago
- Collection of open-source peripherals in Verilog☆174Updated 2 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆114Updated 8 years ago
- ☆17Updated 4 years ago
- Multi-Technology RAM with AHB3Lite interface☆21Updated 6 months ago
- AES-128 hardware implementation☆31Updated 4 years ago
- ☆21Updated 5 years ago