stremovsky / moneroasic
Cryptonight Monero Verilog code for ASIC
☆20Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for moneroasic
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆35Updated 9 months ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆75Updated 6 years ago
- Verilog implementation of the SHA-512 hash function.☆37Updated 3 years ago
- Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field☆22Updated 7 years ago
- Implementation of an RSA VDF evaluator targeting FPGAs.☆47Updated 5 years ago
- An open source FPGA miner for Blakecoin☆50Updated 10 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 6 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆29Updated 6 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆43Updated 2 years ago
- Zcash FPGA acceleration engine☆119Updated 4 years ago
- Open source hardware implementation of classic CryptoNight☆35Updated last year
- FPGA referrence implementation for aion equihash 2109☆14Updated 6 years ago
- Elgamal's over Elliptic Curves☆17Updated 5 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆171Updated 2 years ago
- Bitcoin miner for Xilinx FPGAs☆93Updated 11 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆34Updated 3 years ago
- DE10 NANO SHA3-256 Proof of Work Miner☆13Updated 4 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆17Updated 4 years ago
- XCrypto: a cryptographic ISE for RISC-V☆91Updated last year
- SQRL FK33 board files, example designs and scripts.☆16Updated 2 years ago
- VexRiscv reference platforms for the pqriscv project☆15Updated 8 months ago
- RISCV model for Verilator/FPGA targets☆44Updated 5 years ago
- Custom Coprocessor Interface for VexRiscv☆10Updated 6 years ago
- Simple hash table on Verilog (SystemVerilog)☆47Updated 8 years ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆22Updated 8 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆29Updated 6 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆60Updated last year
- ☆19Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆47Updated 4 months ago