stremovsky / moneroasicLinks
Cryptonight Monero Verilog code for ASIC
☆20Updated 7 years ago
Alternatives and similar repositories for moneroasic
Users that are interested in moneroasic are comparing it to the libraries listed below
Sorting:
- Verilog implementation of the SHA-512 hash function.☆39Updated 4 months ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆80Updated 7 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆38Updated last year
- SQRL FK33 board files, example designs and scripts.☆17Updated 2 years ago
- An open source FPGA miner for Blakecoin☆52Updated 10 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆40Updated 8 years ago
- Hardware implementation of the SHA-256 cryptographic hash function☆349Updated 3 weeks ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆39Updated 5 years ago
- 4096bit RSA project, with verilog code, python test code, etc☆45Updated 5 years ago
- XCrypto: a cryptographic ISE for RISC-V☆93Updated 2 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆18Updated 6 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆174Updated 3 years ago
- Simple hash table on Verilog (SystemVerilog)☆49Updated 9 years ago
- Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field☆24Updated 8 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- SpinalHDL - Cryptography libraries☆56Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- PACoGen: Posit Arithmetic Core Generator☆75Updated 5 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- Bitcoin miner for Xilinx FPGAs☆97Updated 12 years ago
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆289Updated 10 years ago
- Open source hardware implementation of classic CryptoNight☆38Updated 2 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆22Updated 4 years ago
- FPGA referrence implementation for aion equihash 2109☆14Updated 7 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆30Updated 7 years ago
- Zcash FPGA acceleration engine☆126Updated 4 years ago