stremovsky / moneroasicLinks
Cryptonight Monero Verilog code for ASIC
☆20Updated 7 years ago
Alternatives and similar repositories for moneroasic
Users that are interested in moneroasic are comparing it to the libraries listed below
Sorting:
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆83Updated 7 years ago
- Verilog implementation of the SHA-512 hash function.☆42Updated 8 months ago
- Zcash FPGA acceleration engine☆131Updated 5 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆39Updated last year
- Hardware implementation of the SHA-256 cryptographic hash function☆364Updated 4 months ago
- FIPS 202 compliant SHA-3 core in Verilog☆23Updated 5 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- 4096bit RSA project, with verilog code, python test code, etc☆47Updated 6 years ago
- Bitcoin miner for Xilinx FPGAs☆99Updated 12 years ago
- SQRL FK33 board files, example designs and scripts.☆18Updated 3 years ago
- Implementation of an RSA VDF evaluator targeting FPGAs.☆49Updated 6 years ago
- An open source FPGA miner for Blakecoin☆52Updated 11 years ago
- ☆82Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Simple hash table on Verilog (SystemVerilog)☆50Updated 9 years ago
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆107Updated 2 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆136Updated 3 years ago
- Tutorials on HLS Design☆52Updated 5 years ago
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆176Updated 3 years ago
- Implementation of RSA algorithm on FPGA using Verilog☆28Updated 7 years ago
- XCrypto: a cryptographic ISE for RISC-V☆92Updated 2 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆63Updated 7 years ago
- Open-Source HLS Examples for Microchip FPGAs☆49Updated 2 weeks ago
- ☆56Updated 2 years ago
- FPGA referrence implementation for aion equihash 2109☆15Updated 7 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆19Updated 6 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆23Updated 4 years ago