stremovsky / moneroasicLinks
Cryptonight Monero Verilog code for ASIC
☆20Updated 7 years ago
Alternatives and similar repositories for moneroasic
Users that are interested in moneroasic are comparing it to the libraries listed below
Sorting:
- Zcash FPGA acceleration engine☆125Updated 4 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆79Updated 7 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆38Updated last year
- SHA-256 IP core for ZedBoard (Zynq SoC)☆30Updated 7 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- 4096bit RSA project, with verilog code, python test code, etc☆44Updated 5 years ago
- ☆81Updated last year
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆39Updated 8 years ago
- Verilog implementation of the SHA-512 hash function.☆38Updated 2 months ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆18Updated 5 years ago
- An Open Source FPGA GroestlCoin Miner☆10Updated 7 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field☆23Updated 8 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆22Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- ☆20Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆62Updated 7 months ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆87Updated 5 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆19Updated 2 years ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Implementation of RSA algorithm on FPGA using Verilog☆28Updated 6 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆57Updated last week
- Tutorials on HLS Design☆52Updated 5 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated last month