stremovsky / moneroasic
Cryptonight Monero Verilog code for ASIC
☆20Updated 7 years ago
Alternatives and similar repositories for moneroasic
Users that are interested in moneroasic are comparing it to the libraries listed below
Sorting:
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆78Updated 7 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆37Updated last year
- Zcash FPGA acceleration engine☆124Updated 4 years ago
- SQRL FK33 board files, example designs and scripts.☆17Updated 2 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆18Updated 5 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Updated 6 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- Bitcoin miner for Xilinx FPGAs☆97Updated 11 years ago
- Verilog implementation of the SHA-512 hash function.☆38Updated last month
- An open source FPGA miner for Blakecoin☆51Updated 10 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆22Updated 4 years ago
- Simple hash table on Verilog (SystemVerilog)☆49Updated 9 years ago
- XCrypto: a cryptographic ISE for RISC-V☆93Updated 2 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 7 years ago
- Implementation of an RSA VDF evaluator targeting FPGAs.☆48Updated 5 years ago
- Mining CryptoNight Haven on the Varium C1100☆10Updated 3 years ago
- ☆13Updated 10 years ago
- FPGA250 aboard the eFabless Caravel☆29Updated 4 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆62Updated 8 years ago
- Custom Coprocessor Interface for VexRiscv☆9Updated 6 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆173Updated 3 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- 4096bit RSA project, with verilog code, python test code, etc☆45Updated 5 years ago
- ☆81Updated last year
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆31Updated 6 years ago
- Open source hardware implementation of classic CryptoNight☆38Updated 2 years ago
- Implementation of RSA algorithm on FPGA using Verilog☆28Updated 6 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆40Updated 2 years ago