Cryptonight Monero Verilog code for ASIC
☆20Mar 29, 2018Updated 8 years ago
Alternatives and similar repositories for moneroasic
Users that are interested in moneroasic are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA CryptoNight V7 Minner☆32Aug 26, 2019Updated 7 years ago
- VerusHash miner for VRSC☆35Jun 16, 2020Updated 6 years ago
- Hardware Description Language Translator☆17Aug 7, 2026Updated 2 months ago
- Software to look for interrelationships between constants and find formulas for number sequences☆19Jul 6, 2026Updated 3 months ago
- Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project☆16Mar 9, 2020Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A Python module to interact with an Intel JTAG UART☆17May 8, 2021Updated 5 years ago
- Network based loader and flasher for Pano G2 devices☆15Jul 8, 2023Updated 3 years ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 6 years ago
- Griffinfly is COSIC's submission to the ZPRIZE competition under the category, Accelerating NTT Operations on an FPGA by Michiel Van Beir…☆11Feb 13, 2023Updated 3 years ago
- Verilog FPGA code : including experimental DSP audio processor☆14Dec 1, 2020Updated 5 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Jan 19, 2018Updated 8 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Jan 9, 2016Updated 10 years ago
- Implementation of RSA algorithm on FPGA using Verilog☆27Aug 1, 2018Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Automated PS3 integration tests for emulators☆17Mar 23, 2016Updated 10 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆56Aug 12, 2017Updated 9 years ago
- hdmi-ts Project☆13Jun 11, 2017Updated 9 years ago
- HDL implementation of a pipelined multilayer perceptron (neural network)☆17Sep 14, 2015Updated 11 years ago
- An Open Source FPGA GroestlCoin Miner☆10Feb 11, 2018Updated 8 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 6 years ago
- DMA Hardware Description with Verilog☆20Dec 20, 2019Updated 6 years ago
- Joker TV (USB) FPGA verilog/vhdl code☆16May 19, 2026Updated 4 months ago
- AHKv2 Screenshot Tools for AHKv2 based on the GDI+ library☆13Nov 21, 2023Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆42Jun 4, 2017Updated 9 years ago
- Zedboard projects☆11May 15, 2016Updated 10 years ago
- FAST-9 Accelerator for Corner Detection☆38Jan 1, 2021Updated 5 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆25Jan 7, 2016Updated 10 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆46Jul 27, 2018Updated 8 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆17Dec 9, 2018Updated 7 years ago
- Lattice-Based Post-Quantum Authenticated Key Exchange☆22May 19, 2017Updated 9 years ago
- Verilog source code for book: Computer Architecture Tutorial☆27Oct 12, 2021Updated 5 years ago
- ☆17Jul 21, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Short proof-of-concepts for STM32 boards using a very minimal interface☆18Jan 29, 2018Updated 8 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 8 years ago
- Image Signal Processing Assignments☆16May 1, 2018Updated 8 years ago
- Library of generic verilog buildingblocks☆17Dec 25, 2025Updated 9 months ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆17Jan 10, 2018Updated 8 years ago
- fancoder's pool modified for boolberry with added features by clintar☆19Apr 6, 2018Updated 8 years ago
- Verus Coin miner for AMD monkins1010 **LINUX**☆13Nov 29, 2021Updated 4 years ago