Cryptonight Monero Verilog code for ASIC
☆20Mar 29, 2018Updated 7 years ago
Alternatives and similar repositories for moneroasic
Users that are interested in moneroasic are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA CryptoNight V7 Minner☆31Aug 26, 2019Updated 6 years ago
- Implementation of the SHA256 Algorithm in Verilog☆39Jan 2, 2012Updated 14 years ago
- Hardware Description Language Translator☆17Feb 28, 2026Updated 3 weeks ago
- Open Source Bitcoin Vanity Address Generation on FPGAs☆33Jan 29, 2022Updated 4 years ago
- Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project☆16Mar 9, 2020Updated 6 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A Python module to interact with an Intel JTAG UART☆18May 8, 2021Updated 4 years ago
- Software to look for interrelationships between constants and find formulas for number sequences☆19Mar 5, 2026Updated 3 weeks ago
- DMA Hardware Description with Verilog☆19Dec 20, 2019Updated 6 years ago
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- Griffinfly is COSIC's submission to the ZPRIZE competition under the category, Accelerating NTT Operations on an FPGA by Michiel Van Beir…☆11Feb 13, 2023Updated 3 years ago
- Network based loader and flasher for Pano G2 devices☆15Jul 8, 2023Updated 2 years ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- Builds parametric log cabins based on the book "How to build and furnish a log cabin."☆17Sep 13, 2022Updated 3 years ago
- a centralized exchange where you can trade Veo for Bitcoin☆12Nov 13, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Jan 19, 2018Updated 8 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Jan 9, 2016Updated 10 years ago
- ☆13Feb 17, 2016Updated 10 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆18May 4, 2023Updated 2 years ago
- Automated PS3 integration tests for emulators☆17Mar 23, 2016Updated 10 years ago
- ccminer fork for x16r & x16s Algorithm☆12May 31, 2018Updated 7 years ago
- Public config files for forknote☆18Nov 14, 2022Updated 3 years ago
- hdmi-ts Project☆13Jun 11, 2017Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆56Aug 12, 2017Updated 8 years ago
- HDL implementation of a pipelined multilayer perceptron (neural network)☆17Sep 14, 2015Updated 10 years ago
- Altera JTAG UART wrapper for Bluespec☆25Mar 27, 2014Updated 11 years ago
- Zedboard projects☆11May 15, 2016Updated 9 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆42Jun 4, 2017Updated 8 years ago
- Implementation of RSA algorithm on FPGA using Verilog☆28Aug 1, 2018Updated 7 years ago
- AHKv2 Screenshot Tools for AHKv2 based on the GDI+ library☆13Nov 21, 2023Updated 2 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Jan 7, 2016Updated 10 years ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆15Jul 19, 2012Updated 13 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Verilog source code for book: Computer Architecture Tutorial☆26Oct 12, 2021Updated 4 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆45Jul 27, 2018Updated 7 years ago
- Identifies ASL Hand Gesture for numbers using image processing in verilog☆14May 3, 2012Updated 13 years ago
- FAST-9 Accelerator for Corner Detection☆38Jan 1, 2021Updated 5 years ago
- Lattice-Based Post-Quantum Authenticated Key Exchange☆21May 19, 2017Updated 8 years ago
- CUDA Waste is a wrapper for emulation of CUDA programs on Windows☆15Feb 17, 2016Updated 10 years ago
- Short proof-of-concepts for STM32 boards using a very minimal interface☆18Jan 29, 2018Updated 8 years ago