A 64-stage pipelined MD5 implementation written in verliog. Runs reliably on a DE0-Nano at 100mhz, computing 100 million hashes per second.
☆68Feb 15, 2022Updated 4 years ago
Alternatives and similar repositories for fpga-md5-cracker
Users that are interested in fpga-md5-cracker are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Hardware MD5 Cracker for the Cyclone V SoC☆12Mar 25, 2015Updated 11 years ago
- MD5 core in verilog☆13May 1, 2012Updated 14 years ago
- DES cracking machine on FPGA☆19Jul 7, 2019Updated 7 years ago
- Hardware implementation of HDR image producing algorithm☆16Sep 30, 2022Updated 3 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆16Nov 8, 2025Updated 9 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- F^3 is Python-based framework for valuing forward looking financial products on Heterogeneous Parallel Computing Platforms☆12Jan 5, 2016Updated 10 years ago
- ☆17Aug 16, 2023Updated 2 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆32May 18, 2019Updated 7 years ago
- HurmaDB is a key-value storage with REST interface based on RocksDB☆17Dec 8, 2022Updated 3 years ago
- A place to store the code for FPGA tutorial projects I have written for the Parallella [http://parallellagram.org]☆11Oct 19, 2014Updated 11 years ago
- ☆15Aug 1, 2023Updated 3 years ago
- Source code of the STM32 MCU which acts like a USB-SPI bridge on a sx1302/sx1303 USB Corecell gateway.☆20Jun 7, 2021Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆52Oct 24, 2021Updated 4 years ago
- Metasploit Framework☆11Sep 5, 2017Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- AES加密解密算法的Verilog实现☆71Jan 17, 2016Updated 10 years ago
- Munk - Visualize Splunk Architecture in Maltego☆13Sep 19, 2014Updated 11 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆49Aug 31, 2017Updated 8 years ago
- Hardware design files for the PMOD based MUX☆13Aug 22, 2019Updated 6 years ago
- USB-OTG Keyboard on STM32F4-Discovery☆33May 31, 2014Updated 12 years ago
- A repository of IPs for hardware computer vision (FPGA)☆97Oct 21, 2015Updated 10 years ago
- Airprobe with a simple GPRS support. Single-ARFCN downlink and uplink supported. No frequency-hopping supported. No Timing Advance for up…☆20Oct 15, 2011Updated 14 years ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆17Jan 10, 2018Updated 8 years ago
- low cost software radio platform☆14Feb 14, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- FPGA controller for SSD1306 OLED module on SPI. Optimised for GOWIN FPGA☆17Oct 11, 2018Updated 7 years ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆15Jul 19, 2012Updated 14 years ago
- RetroCade Synth - C64 SID, YM2149, and POKEY audio chips with MIDI interface.☆40Jan 5, 2017Updated 9 years ago
- IP operations in verilog (simulation and implementation on ice40)☆65Oct 24, 2019Updated 6 years ago
- Development board for Lattice Crosslink-NX 72QFN☆32Oct 22, 2020Updated 5 years ago
- FPGA based transmitter☆108Apr 14, 2017Updated 9 years ago
- This is a release of the torCT PHP RAT for people willing to research RATs and how they work.☆29May 20, 2021Updated 5 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- Verilog Ethernet Switch (layer 2)☆58Oct 18, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A new CASPER toolflow based on an HDL primitives library☆17Apr 11, 2012Updated 14 years ago
- Port of Brian Bennet's NES Emulator for the second generation Panologic thin client☆13Apr 21, 2022Updated 4 years ago
- GIAnT, the Generic Implementation ANalysis Toolkit☆12Jul 4, 2018Updated 8 years ago
- Using the Quartus II software, a OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the d…☆15Dec 29, 2016Updated 9 years ago
- ☆11May 24, 2019Updated 7 years ago
- 关于CIC滤波器、ISOP补偿器、HB滤波器的相关Matlab仿真与FPGA工程☆17Dec 25, 2023Updated 2 years ago
- SERDES-based TDC core for Spartan-6☆19Aug 2, 2012Updated 14 years ago