John-Leitch / fpga-md5-cracker

A 64-stage pipelined MD5 implementation written in verliog. Runs reliably on a DE0-Nano at 100mhz, computing 100 million hashes per second.
68Updated 3 years ago

Alternatives and similar repositories for fpga-md5-cracker

Users that are interested in fpga-md5-cracker are comparing it to the libraries listed below

Sorting: