John-Leitch / fpga-md5-crackerLinks
A 64-stage pipelined MD5 implementation written in verliog. Runs reliably on a DE0-Nano at 100mhz, computing 100 million hashes per second.
☆68Updated 3 years ago
Alternatives and similar repositories for fpga-md5-cracker
Users that are interested in fpga-md5-cracker are comparing it to the libraries listed below
Sorting:
- SuperSpeed USB 3.0 FPGA platform☆264Updated 10 years ago
- Hardware Security Labs☆31Updated 8 years ago
- 2 hour crash course in FPGAs☆99Updated 4 years ago
- Open Component Portability Infrastructure☆62Updated 4 years ago
- High Speed USB 2.0 capture device based on miniSpartan6+☆59Updated 5 years ago
- DMA source and sink blocks for Xilinx Zynq FPGAs☆24Updated 5 years ago
- Altera Cyclone IV FPGA project for the USB 3.0 LimeSDR board☆108Updated 4 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆176Updated 4 years ago
- FPGA based transmitter☆99Updated 8 years ago
- Cypress FX3 firmware for the USB 3.0 LimeSDR board☆68Updated 3 years ago
- RF retroreflectors☆100Updated 9 years ago
- Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx☆89Updated 10 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- Open source software for chip reverse engineering.☆172Updated 5 years ago
- A portable driver for the LMS7002M dual transceiver☆30Updated 4 years ago
- Radio Side-Channels in Mixed-Signal Chips☆152Updated 7 months ago
- SatNOGS GNU Radio Out-Of-Tree Module☆43Updated 7 years ago
- Repository and Wiki for Chip Hack events.☆51Updated 4 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆83Updated 7 years ago
- clock recovery experiments☆102Updated 8 years ago
- A Hardware MD5 Cracker for the Cyclone V SoC☆12Updated 10 years ago
- Small C++ library to interface with the FreeSRP☆58Updated 3 years ago
- Airprobe for frequency hopping GSM channels☆71Updated 8 years ago
- Collection of open-source peripherals in Verilog☆184Updated 3 years ago
- TMDS encoding tools☆17Updated 8 years ago
- Bluetooth Low Energy SDR C++ Library☆59Updated 8 years ago
- A 300 MHz to 3800 MHz RF module for the Novena Open Hardware Computing Platform☆53Updated 9 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆41Updated 10 years ago
- Upconverter 125MHz v1.3 - Passive Upconverter Hardware Design for SDR☆79Updated 10 years ago
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆291Updated 11 years ago