John-Leitch / fpga-md5-crackerView external linksLinks
A 64-stage pipelined MD5 implementation written in verliog. Runs reliably on a DE0-Nano at 100mhz, computing 100 million hashes per second.
☆68Feb 15, 2022Updated 4 years ago
Alternatives and similar repositories for fpga-md5-cracker
Users that are interested in fpga-md5-cracker are comparing it to the libraries listed below
Sorting:
- MD5 core in verilog☆13May 1, 2012Updated 13 years ago
- DES cracking machine on FPGA☆19Jul 7, 2019Updated 6 years ago
- meterpreter☆11Mar 31, 2018Updated 7 years ago
- ☆14Aug 1, 2023Updated 2 years ago
- Hardware design files for the PMOD based MUX☆13Aug 22, 2019Updated 6 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆31May 18, 2019Updated 6 years ago
- Hardware implementation of HDR image producing algorithm☆16Sep 30, 2022Updated 3 years ago
- SD device emulator from ProjectVault☆18Sep 24, 2019Updated 6 years ago
- ☆17Aug 16, 2023Updated 2 years ago
- C++ libvlc bindings featuring Qt5☆25Jan 12, 2015Updated 11 years ago
- USB-OTG Keyboard on STM32F4-Discovery☆33May 31, 2014Updated 11 years ago
- AES加密解密算法的Verilog实现☆69Jan 17, 2016Updated 10 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Verilog Ethernet Switch (layer 2)☆51Oct 18, 2023Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆48Oct 24, 2021Updated 4 years ago
- ☆22Jun 20, 2015Updated 10 years ago
- Xilinx AR65444 - Xilinx PCIe DMA Driver for linux☆21May 10, 2019Updated 6 years ago
- A repository of IPs for hardware computer vision (FPGA)☆97Oct 21, 2015Updated 10 years ago
- Connecting FPGA and MCU using Ethernet RMII☆23Jan 23, 2016Updated 10 years ago
- Source code of the STM32 MCU which acts like a USB-SPI bridge on a sx1302/sx1303 USB Corecell gateway.☆20Jun 7, 2021Updated 4 years ago
- Repository for Xilinx PCIe DMA drivers☆47Jan 19, 2018Updated 8 years ago
- An open-source RTL NVMe controller IP for Xilinx FPGA.☆58Feb 25, 2021Updated 4 years ago
- Example code in Verilog for the Blackice II FPGA☆30Sep 8, 2019Updated 6 years ago
- FPGA based transmitter☆101Apr 14, 2017Updated 8 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Feb 12, 2018Updated 8 years ago
- An FPGA-based PNG image decoder, which can extract original pixels from PNG files. 基于FPGA的PNG图像解码器，可以从PNG文件中解码出原始像素。☆103Sep 14, 2023Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆31Oct 31, 2021Updated 4 years ago
- PCB to breakout 8-lane PCI Express to SATA connectors, for use with FPGAs☆25Sep 17, 2013Updated 12 years ago
- IP operations in verilog (simulation and implementation on ice40)☆64Oct 24, 2019Updated 6 years ago
- RetroCade Synth - C64 SID, YM2149, and POKEY audio chips with MIDI interface.☆39Jan 5, 2017Updated 9 years ago
- An FPGA/PCI Device Reference Platform☆32Dec 10, 2020Updated 5 years ago
- Captures and Interprets Data from the Digital Multimeter Uni-T UT61E using Python☆32Jan 5, 2016Updated 10 years ago
- Verilog Implementation of the Census Transform Stereo Vision algorithm☆30Apr 21, 2023Updated 2 years ago
- The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…☆29Feb 4, 2017Updated 9 years ago
- Kernel mode to user mode dll injection.☆14Nov 10, 2024Updated last year
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 7 years ago
- PSAS Standard Operating Procedures and launch day instructions☆14Aug 5, 2020Updated 5 years ago
- A robust, open-source physical layer implementation for FPGA-to-FPGA communication over high-speed serial links of the Quantum Error Corr…☆26Feb 10, 2026Updated last week
- The USRP™ Hardware Driver FPGA Repository☆295Dec 13, 2021Updated 4 years ago