A 64-stage pipelined MD5 implementation written in verliog. Runs reliably on a DE0-Nano at 100mhz, computing 100 million hashes per second.
☆68Feb 15, 2022Updated 4 years ago
Alternatives and similar repositories for fpga-md5-cracker
Users that are interested in fpga-md5-cracker are comparing it to the libraries listed below
Sorting:
- A Hardware MD5 Cracker for the Cyclone V SoC☆12Mar 25, 2015Updated 10 years ago
- MD5 core in verilog☆13May 1, 2012Updated 13 years ago
- DES cracking machine on FPGA☆19Jul 7, 2019Updated 6 years ago
- Hardware implementation of HDR image producing algorithm☆16Sep 30, 2022Updated 3 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Nov 8, 2025Updated 4 months ago
- FPGA based modular synth.☆19Jan 8, 2017Updated 9 years ago
- ☆17Aug 16, 2023Updated 2 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆31May 18, 2019Updated 6 years ago
- A place to store the code for FPGA tutorial projects I have written for the Parallella [http://parallellagram.org]☆11Oct 19, 2014Updated 11 years ago
- ☆14Aug 1, 2023Updated 2 years ago
- RetroCade Synth - C64 SID, YM2149, and POKEY audio chips with MIDI interface.☆39Jan 5, 2017Updated 9 years ago
- Source code of the STM32 MCU which acts like a USB-SPI bridge on a sx1302/sx1303 USB Corecell gateway.☆20Jun 7, 2021Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆48Oct 24, 2021Updated 4 years ago
- A new CASPER toolflow based on an HDL primitives library☆17Apr 11, 2012Updated 13 years ago
- AES加密解密算法的Verilog实现☆71Jan 17, 2016Updated 10 years ago
- Metasploit Framework☆11Sep 5, 2017Updated 8 years ago
- Verilog Ethernet Switch (layer 2)☆52Oct 18, 2023Updated 2 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆49Aug 31, 2017Updated 8 years ago
- USB-OTG Keyboard on STM32F4-Discovery☆33May 31, 2014Updated 11 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Feb 12, 2018Updated 8 years ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆15Jul 19, 2012Updated 13 years ago
- Identifies ASL Hand Gesture for numbers using image processing in verilog☆14May 3, 2012Updated 13 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Jun 15, 2016Updated 9 years ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆16Jan 10, 2018Updated 8 years ago
- SD device emulator from ProjectVault☆19Sep 24, 2019Updated 6 years ago
- ☆19Updated this week
- ☆11May 24, 2019Updated 6 years ago
- FPGA based transmitter☆103Apr 14, 2017Updated 8 years ago
- PCB to breakout 8-lane PCI Express to SATA connectors, for use with FPGAs☆25Sep 17, 2013Updated 12 years ago
- Reverse engineered reimplementation of the CSR USB<>SPI converter device on a Tiva C Launchpad. Will work with the original CSR driver an…☆18Dec 9, 2013Updated 12 years ago
- Repository to replicate the Enigma Machine and the Turing-Welchman Bombe☆12Jun 19, 2019Updated 6 years ago
- GIAnT, the Generic Implementation ANalysis Toolkit☆12Jul 4, 2018Updated 7 years ago
- Port of Brian Bennet's NES Emulator for the second generation Panologic thin client☆13Apr 21, 2022Updated 3 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- SERDES-based TDC core for Spartan-6☆19Aug 2, 2012Updated 13 years ago
- A Modular System for Flexible, High-Performance Traffic http://www.ict-mplane.eu/☆24Oct 4, 2018Updated 7 years ago
- Xilinx AR65444 - Xilinx PCIe DMA Driver for linux☆21May 10, 2019Updated 6 years ago
- Volatility Plugins☆22May 1, 2015Updated 10 years ago
- PoolMiningEngine Core is the multi-currency pool-engine powering. Bitcoin, Bitcoin Cash, Litecoin, Monero, Dash, Groestlcoin and more...☆14Oct 20, 2017Updated 8 years ago