aionnetwork / aion_epic_fpgaminer
FPGA referrence implementation for aion equihash 2109
☆14Updated 6 years ago
Alternatives and similar repositories for aion_epic_fpgaminer:
Users that are interested in aion_epic_fpgaminer are comparing it to the libraries listed below
- Cryptonight Monero Verilog code for ASIC☆20Updated 7 years ago
- An open source FPGA miner for Blakecoin☆51Updated 10 years ago
- Open source hardware implementation of classic CryptoNight☆37Updated 2 years ago
- Mining CryptoNight Haven on the Varium C1100☆10Updated 3 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆78Updated 7 years ago
- DE10 NANO SHA3-256 Proof of Work Miner☆13Updated 4 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 7 years ago
- Example verilog / miner for crypto mining using AWS F1 instances☆30Updated 6 years ago
- SQRL Port of ethminer☆11Updated 4 years ago
- Maetti's Fork (Ethereum) + Altera/Intel OpenCL(FPGA)☆41Updated 4 years ago
- An Open Source FPGA GroestlCoin Miner☆10Updated 7 years ago
- ☆19Updated 6 years ago
- Zcash FPGA acceleration engine☆123Updated 4 years ago
- ☆12Updated 2 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆36Updated last year
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆51Updated 11 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Updated 6 years ago
- Verilog implementation of the SHA-512 hash function.☆38Updated 3 weeks ago
- Hardware implementation of the blake2 hash function☆25Updated 4 years ago
- E300 Development☆10Updated last year
- Releases for the NextJTAG tool☆23Updated 3 years ago
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆23Updated 2 years ago
- Bitcoin miner for Xilinx FPGAs☆97Updated 11 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- ☆18Updated 4 years ago
- FPGA CryptoNight V7 Minner☆30Updated 5 years ago
- Verilog implementation of the 32-bit version of the Blake2 hash function☆21Updated 3 weeks ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆11Updated 5 months ago
- ☆20Updated 5 years ago
- ☆44Updated 3 years ago