aionnetwork / aion_epic_fpgaminer
FPGA referrence implementation for aion equihash 2109
☆14Updated 6 years ago
Related projects: ⓘ
- Open source hardware implementation of classic CryptoNight☆35Updated last year
- Cryptonight Monero Verilog code for ASIC☆20Updated 6 years ago
- SQRL Port of ethminer☆10Updated 3 years ago
- DE10 NANO SHA3-256 Proof of Work Miner☆13Updated 4 years ago
- An open source FPGA miner for Blakecoin☆50Updated 9 years ago
- ☆18Updated 6 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 6 years ago
- ☆12Updated last year
- Zcash FPGA acceleration engine☆117Updated 4 years ago
- Example verilog / miner for crypto mining using AWS F1 instances☆29Updated 6 years ago
- Maetti's Fork (Ethereum) + Altera/Intel OpenCL(FPGA)☆40Updated 3 years ago
- FPGA miner for OdoCrypt☆13Updated 5 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆73Updated 6 years ago
- Implementation of an RSA VDF evaluator targeting FPGAs.☆47Updated 4 years ago
- Verilog implementation of the SHA-512 hash function.☆35Updated 3 years ago
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆50Updated 11 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆34Updated 7 months ago
- Releases for the NextJTAG tool☆23Updated 2 years ago
- ☆39Updated this week
- ☆43Updated 3 years ago
- Bitcoin miner for Xilinx FPGAs☆93Updated 11 years ago
- ☆11Updated 6 years ago
- Open Source Bitcoin Vanity Address Generation on FPGAs☆25Updated 2 years ago
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆20Updated last year
- ☆16Updated 4 years ago
- OpenCL FPGA Mining on Xilinx Alveo u200 u250 u280 FPGA Cards☆32Updated 5 years ago
- BTC<C 双挖芯片 / BTC<C Dual Mining ASIC☆25Updated 8 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆171Updated 2 years ago
- Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.☆14Updated 5 years ago
- Acceleration of SHA256 on the AWS F1 instance using OpenCL.☆13Updated 6 years ago