SHA256 hardware accelerator, synthesized for and mapped on the Zynq core of the Zybo board by Digilent
☆27Jul 10, 2018Updated 8 years ago
Alternatives and similar repositories for Sha256_Hw_Accelerator
Users that are interested in Sha256_Hw_Accelerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is Circuit Solver which can solve any kind of circuit for you. Do check it out!!☆12Nov 20, 2022Updated 3 years ago
- High-performance FPGA-based JPEG codec accelerator☆13Dec 1, 2018Updated 7 years ago
- Visualization of multiple tandem mass spectrometry data☆10Jun 15, 2020Updated 6 years ago
- A Verilog implementation of a pipelined MIPS processor☆11Oct 20, 2017Updated 8 years ago
- Verilog implementation of Bubble Sorter and Odd Even Transposition Sorter.☆15Nov 22, 2015Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Design consists of a 32-bit MIPS superscalar pipeline processor in functional Verilog. Runs a cache based memory system, a branch predict…☆15Oct 9, 2017Updated 8 years ago
- Say "hello world" to mps2-an505 with cortex-m33 in QEMU☆21Apr 18, 2018Updated 8 years ago
- ☆15Sep 27, 2022Updated 3 years ago
- A small and simple rv32i core written in Verilog☆18Jul 29, 2022Updated 4 years ago
- ☆15Jun 24, 2025Updated last year
- Plotting utilities for mass spectrometry data☆10Jun 25, 2026Updated 2 months ago
- A mass spectrometry package for Julia☆12Jul 22, 2026Updated last month
- Open Source ZYNQ Board☆31Aug 19, 2015Updated 11 years ago
- A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)☆14Apr 18, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆20Jan 27, 2023Updated 3 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆36Dec 10, 2021Updated 4 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- Integer Multiplier Generator for Verilog☆25Jul 4, 2025Updated last year
- ☆11Jun 23, 2026Updated 2 months ago
- A modular JavaScript viewer for mass spectrometry data☆12May 20, 2022Updated 4 years ago
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 12 years ago
- ☆58Jun 19, 2021Updated 5 years ago
- STM32 driver for WS2812 & WS2812B addressable RGB LEDs☆16Mar 29, 2014Updated 12 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- MS File ToolBox - tools for parsing some mass-spectrometry related file formats (mzML, mzXML, pep.xml, prot.xml, etc.)☆13Aug 26, 2022Updated 4 years ago
- Deep learning accelerator for convolutional layer (convolution operation) and fully-connected layer(matrix-multiplication).☆20Nov 18, 2018Updated 7 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆26Jan 13, 2021Updated 5 years ago
- ☆10Apr 8, 2021Updated 5 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆15Jun 1, 2017Updated 9 years ago
- C++ and Verilog to implement AES128☆24Apr 30, 2018Updated 8 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆12Dec 20, 2013Updated 12 years ago
- The FPGA application for Monocle's graphics, camera and microphone accelerators☆55Dec 1, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- IO expansion board compatible with Digilent Arty A7☆14Aug 7, 2023Updated 3 years ago
- Wi-Fi enabled XVC programmer/debugger based on ESP8266☆12May 31, 2015Updated 11 years ago
- Board files for building PYNQ linux for Zybo☆14Mar 30, 2019Updated 7 years ago
- ☆15May 8, 2019Updated 7 years ago
- ☆25May 9, 2019Updated 7 years ago
- Python input file generators for Avogadro 2☆16Sep 5, 2026Updated 2 weeks ago
- Package to analyze Mass Spec Data☆13Aug 24, 2023Updated 3 years ago