☆11Jul 6, 2026Updated 4 months ago
Alternatives and similar repositories for RISC-V-Core
Users that are interested in RISC-V-Core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple RV32I CPU core implemented in Verilog☆14Jan 4, 2026Updated 10 months ago
- 5 Stage Pipelined RISC-V SoC with Hardware Enforced CFI, Dual Port Synchronous Memory Controller and Bidirectional UART implemented in VH…☆16Oct 29, 2026Updated last week
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 9 years ago
- BIO Coprocessor on GF 180☆15Jul 21, 2026Updated 3 months ago
- This repo contains all the Vagrant config to get an Ubuntu VM with the lastest version of Nextcloud installed.☆10Dec 10, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A complete UVM TB for verification of single port 64KB RAM☆18Apr 16, 2021Updated 5 years ago
- ☆13Mar 25, 2022Updated 4 years ago
- ☆44Jun 24, 2026Updated 4 months ago
- RISC-V-5 stage pipelined in verilog☆12Jul 24, 2020Updated 6 years ago
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 6 months ago
- 12 bit SAR ADC for TinyTapeout 7☆16May 30, 2024Updated 2 years ago
- Submission template for Tiny Tapeout 8 - Verilog HDL Projects☆18Jul 12, 2024Updated 2 years ago
- ☆45Jul 20, 2023Updated 3 years ago
- Silicon-proven INT8 systolic NPU (8×8 MAC array) taped out on SkyWater 130nm via LibreLane. Features a custom 32-bit ISA, UART–APB host i…☆20May 24, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆49Jan 4, 2025Updated last year
- ☆12Jul 7, 2020Updated 6 years ago
- Primal-dual interior point solver for convex quadratic programs☆12Jan 8, 2025Updated last year
- TinyBasic interpreted by custom microcoded CPU☆13Oct 26, 2026Updated last week
- In this program, we learn to design a System-on-Chip (SoC) from basic RTL to GDSII using open-source tools. Part of India’s largest colla…☆10Nov 25, 2025Updated 11 months ago
- A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)☆15Apr 18, 2024Updated 2 years ago
- Linear model predictive control library in MATLAB☆11Dec 20, 2020Updated 5 years ago
- A custom view for Android☆17May 27, 2018Updated 8 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆17Jun 24, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆13May 14, 2017Updated 9 years ago
- ☆12Jun 8, 2018Updated 8 years ago
- ☆17Aug 26, 2026Updated 2 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Updated this week
- A 5-Stage Pipelined RISC-V Processor designed and implemented on FPGA (Artix-7 Nexys A7). Supports RV32I instructions set (R, I, S, B, U,…☆14Oct 13, 2025Updated last year
- A simple DDR3 memory controller☆68Aug 20, 2026Updated 2 months ago
- Alternating Direction Method of Multipliers for Support Vector Machines☆10Aug 28, 2025Updated last year
- ☆12Apr 3, 2026Updated 7 months ago
- Image Stiching for Panoramic Images☆10May 15, 2013Updated 13 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Linux Commands and examples☆18Mar 23, 2025Updated last year
- Computer Architecture course's project Fall 2018, Innopolis University.☆10Dec 6, 2018Updated 7 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆66Jul 5, 2024Updated 2 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆15Aug 26, 2024Updated 2 years ago
- RV32I Implementation on TangNano9K☆12Dec 24, 2022Updated 3 years ago
- Simulation files to be used while reading the book "Modelling and simulation of magnetics for power electronics using Python".☆17Sep 26, 2021Updated 5 years ago