sipeed / TangPrimer-20K-exampleLinks
TangPrimer-20K-example project
☆214Updated last year
Alternatives and similar repositories for TangPrimer-20K-example
Users that are interested in TangPrimer-20K-example are comparing it to the libraries listed below
Sorting:
- FPGA Logic Analyzer and GUI☆141Updated 2 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆325Updated last week
- Tang Mega 138K Pro examples☆88Updated 2 months ago
- TangNano-9K-example project☆287Updated last year
- A simple implementation of a UART modem in Verilog.☆157Updated 3 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆193Updated 6 years ago
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆284Updated last year
- SPI Master for FPGA - VHDL and Verilog☆302Updated 2 years ago
- Examples for the Lushay Labs tang nano 9k series☆122Updated last year
- Verilog UART☆183Updated 12 years ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆241Updated 5 years ago
- SPI Slave for FPGA in Verilog and VHDL☆214Updated last year
- A full-speed device-side USB peripheral core written in Verilog.☆236Updated 2 years ago
- SPI master and SPI slave for FPGA written in VHDL☆180Updated 4 years ago
- Verilog implementation of a RISC-V core☆125Updated 7 years ago
- TangNano-20K-example☆136Updated 2 months ago
- current focus on Colorlight i5 and i9 & i9plus module☆308Updated 3 months ago
- iCESugar FPGA Board (base on iCE40UP5k)☆404Updated last month
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- 8051 core☆108Updated 11 years ago
- TangPrimer-25K-example project☆52Updated last year
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器,可以从FAT16或FAT32格式的SD卡中读取文件。☆322Updated 2 years ago
- Simple UART controller for FPGA written in VHDL☆103Updated 4 years ago
- iCESugar series FPGA dev board☆185Updated last month
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆81Updated last year
- Opensource DDR3 Controller☆389Updated 4 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆525Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆181Updated last year
- Basic UART TX/RX module for FPGA☆33Updated 7 years ago