sipeed / TangPrimer-20K-exampleLinks
TangPrimer-20K-example project
☆210Updated 11 months ago
Alternatives and similar repositories for TangPrimer-20K-example
Users that are interested in TangPrimer-20K-example are comparing it to the libraries listed below
Sorting:
- FPGA Logic Analyzer and GUI☆139Updated 2 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆315Updated 5 months ago
- A simple implementation of a UART modem in Verilog.☆156Updated 3 years ago
- TangNano-9K-example project☆284Updated last year
- current focus on Colorlight i5 and i9 & i9plus module☆309Updated 2 months ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆189Updated 5 years ago
- Tang Mega 138K Pro examples☆87Updated 2 months ago
- Examples for the Lushay Labs tang nano 9k series☆119Updated last year
- iCESugar FPGA Board (base on iCE40UP5k)☆404Updated 3 weeks ago
- SPI Master for FPGA - VHDL and Verilog☆299Updated 2 years ago
- TangNano-20K-example☆133Updated last month
- FPGA display controller with support for VGA, DVI, and HDMI.☆240Updated 5 years ago
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆284Updated last year
- A full-speed device-side USB peripheral core written in Verilog.☆236Updated 2 years ago
- SPI Slave for FPGA in Verilog and VHDL☆214Updated last year
- 8051 core☆107Updated 11 years ago
- SPI master and SPI slave for FPGA written in VHDL☆181Updated 4 years ago
- Verilog UART☆182Updated 12 years ago
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器,可以从FAT16或FAT32格式的SD卡中读取文件。☆317Updated 2 years ago
- Verilog implementation of a RISC-V core☆125Updated 6 years ago
- Opensource DDR3 Controller☆387Updated 3 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆516Updated 3 years ago
- TangPrimer-25K-example project☆50Updated 11 months ago
- iCESugar series FPGA dev board☆185Updated 3 weeks ago
- A set of Wishbone Controlled SPI Flash Controllers☆89Updated 2 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆95Updated last week
- LiteX boards files☆434Updated last week
- ☆64Updated 8 months ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 6 years ago