sipeed / TangPrimer-20K-exampleLinks
TangPrimer-20K-example project
☆205Updated 9 months ago
Alternatives and similar repositories for TangPrimer-20K-example
Users that are interested in TangPrimer-20K-example are comparing it to the libraries listed below
Sorting:
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆306Updated 3 months ago
- FPGA Logic Analyzer and GUI☆134Updated 2 years ago
- Tang Mega 138K Pro examples☆75Updated 3 months ago
- current focus on Colorlight i5 and i9 & i9plus module☆299Updated 3 weeks ago
- SPI Master for FPGA - VHDL and Verilog☆297Updated last year
- TangNano-9K-example project☆277Updated last year
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆276Updated last year
- Examples for the Lushay Labs tang nano 9k series☆114Updated last year
- SPI Slave for FPGA in Verilog and VHDL☆208Updated last year
- A simple implementation of a UART modem in Verilog.☆148Updated 3 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆187Updated 5 years ago
- TangNano-20K-example☆122Updated last year
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器,可以从FAT16或FAT32格式的SD卡中读取文件。☆308Updated last year
- iCESugar FPGA Board (base on iCE40UP5k)☆398Updated 3 weeks ago
- A full-speed device-side USB peripheral core written in Verilog.☆235Updated 2 years ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆230Updated 5 years ago
- SPI master and SPI slave for FPGA written in VHDL☆179Updated 4 years ago
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- Opensource DDR3 Controller☆371Updated last month
- A DDR3 memory controller in Verilog for various FPGAs☆498Updated 3 years ago
- Verilog UART☆177Updated 12 years ago
- Verilog SPI master and slave☆57Updated 9 years ago
- TangPrimer-25K-example project☆42Updated 9 months ago
- I2C slave Verilog Design and TestBench☆25Updated 6 years ago
- ☆64Updated 6 months ago
- iCESugar series FPGA dev board☆181Updated last year
- 8051 core☆106Updated 11 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆235Updated last year
- A simple, basic, formally verified UART controller☆308Updated last year
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为 低端FPGA嵌入式系统提供廉价、大容量的存储。☆187Updated last year