sipeed / TangPrimer-20K-example
TangPrimer-20K-example project
☆194Updated 6 months ago
Alternatives and similar repositories for TangPrimer-20K-example:
Users that are interested in TangPrimer-20K-example are comparing it to the libraries listed below
- FPGA Logic Analyzer and GUI☆124Updated 2 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆265Updated 3 months ago
- Tang Mega 138K Pro examples☆68Updated 4 months ago
- TangNano-9K-example project☆264Updated last year
- Opensource DDR3 Controller☆310Updated 3 weeks ago
- TangNano-20K-example☆114Updated last year
- A simple implementation of a UART modem in Verilog.☆127Updated 3 years ago
- current focus on Colorlight i5 and i9 & i9plus module☆290Updated 6 months ago
- SPI Slave for FPGA in Verilog and VHDL☆197Updated 11 months ago
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆263Updated last year
- A full-speed device-side USB peripheral core written in Verilog.☆230Updated 2 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆436Updated 3 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆171Updated 5 years ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆228Updated 5 years ago
- TangNano-4K-example project☆103Updated last year
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器,可以从FAT16或FAT32格式的SD卡中读取文件。☆289Updated last year
- SPI Master for FPGA - VHDL and Verilog☆279Updated last year
- Verilog UART☆159Updated 11 years ago
- iCESugar series FPGA dev board☆172Updated 9 months ago
- Examples for the Lushay Labs tang nano 9k series☆108Updated 10 months ago
- Verilog I2C interface for FPGA implementation☆600Updated last month
- iCESugar FPGA Board (base on iCE40UP5k)☆385Updated 5 months ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆182Updated last year
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆720Updated 4 months ago
- Verilog implementation of a RISC-V core☆114Updated 6 years ago
- LiteX boards files☆400Updated last month
- ☆62Updated 3 months ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆173Updated last year
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆322Updated 11 months ago