sipeed / TangPrimer-20K-exampleLinks
TangPrimer-20K-example project
☆225Updated last year
Alternatives and similar repositories for TangPrimer-20K-example
Users that are interested in TangPrimer-20K-example are comparing it to the libraries listed below
Sorting:
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆354Updated 3 months ago
- FPGA Logic Analyzer and GUI☆147Updated 3 years ago
- TangNano-9K-example project☆312Updated last year
- A simple implementation of a UART modem in Verilog.☆173Updated 4 years ago
- Tang Mega 138K Pro examples☆96Updated 6 months ago
- SPI Master for FPGA - VHDL and Verilog☆324Updated 2 years ago
- current focus on Colorlight i5 and i9 & i9plus module☆332Updated last month
- iCESugar FPGA Board (base on iCE40UP5k)☆424Updated 4 months ago
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆293Updated last year
- SPI Slave for FPGA in Verilog and VHDL☆220Updated last year
- SPI master and SPI slave for FPGA written in VHDL☆180Updated 4 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆196Updated 6 years ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆246Updated last week
- A full-speed device-side USB peripheral core written in Verilog.☆236Updated 3 years ago
- Verilog UART☆192Updated 12 years ago
- Examples for the Lushay Labs tang nano 9k series☆128Updated last year
- TangPrimer-25K-example project☆63Updated last year
- 8051 core☆112Updated 11 years ago
- Verilog implementation of a RISC-V core☆135Updated 7 years ago
- Simple 8-bit UART realization on Verilog HDL.☆114Updated last year
- LiteX boards files☆462Updated last week
- A DDR3 memory controller in Verilog for various FPGAs☆558Updated 4 years ago
- Opensource DDR3 Controller☆416Updated 3 weeks ago
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器,可以从FAT16或FAT32格式的SD卡中读取文件。☆330Updated 2 years ago
- Arduino compatible Risc-V Based SOC☆160Updated last year
- OpenXuantie - OpenC906 Core☆387Updated last year
- iCESugar series FPGA dev board☆197Updated 4 months ago
- A simple, basic, formally verified UART controller☆323Updated 2 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆131Updated 10 years ago
- OpenXuantie - OpenE902 Core☆172Updated last year