sipeed / TangPrimer-20K-example
TangPrimer-20K-example project
☆190Updated 4 months ago
Alternatives and similar repositories for TangPrimer-20K-example:
Users that are interested in TangPrimer-20K-example are comparing it to the libraries listed below
- FPGA Logic Analyzer and GUI☆117Updated 2 years ago
- Tang Mega 138K Pro examples☆66Updated 2 months ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆240Updated last month
- TangNano-9K-example project☆251Updated 10 months ago
- Opensource DDR3 Controller☆265Updated this week
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器,可以从FAT16或FAT32格式的SD卡中读取文件。☆281Updated last year
- SPI Slave for FPGA in Verilog and VHDL☆192Updated 9 months ago
- current focus on Colorlight i5 and i9 & i9plus module☆283Updated 4 months ago
- A full-speed device-side USB peripheral core written in Verilog.☆225Updated 2 years ago
- TangNano-20K-example☆105Updated last year
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆258Updated last year
- A simple implementation of a UART modem in Verilog.☆119Updated 3 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆408Updated 3 years ago
- SPI Master for FPGA - VHDL and Verilog☆270Updated last year
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆170Updated 5 years ago
- iCESugar FPGA Board (base on iCE40UP5k)☆372Updated 3 months ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆224Updated 4 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆151Updated last year
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- Basic USB-CDC device core (Verilog)☆77Updated 3 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆57Updated 2 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆126Updated 5 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆140Updated last year
- Vivado诸多IP,包括图像处理等☆191Updated 6 months ago
- Verilog UART☆139Updated 11 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆130Updated 8 months ago
- iCESugar series FPGA dev board☆170Updated 7 months ago
- Examples for the Lushay Labs tang nano 9k series☆101Updated 8 months ago
- Basic RISC-V Test SoC☆112Updated 5 years ago
- Verilog implementation of a RISC-V core☆108Updated 6 years ago