sipeed / TangPrimer-20K-exampleLinks
TangPrimer-20K-example project
☆195Updated 7 months ago
Alternatives and similar repositories for TangPrimer-20K-example
Users that are interested in TangPrimer-20K-example are comparing it to the libraries listed below
Sorting:
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆286Updated last month
- Tang Mega 138K Pro examples☆70Updated last month
- TangNano-9K-example project☆267Updated last year
- FPGA Logic Analyzer and GUI☆131Updated 2 years ago
- A simple implementation of a UART modem in Verilog.☆134Updated 3 years ago
- TangNano-20K-example☆115Updated last year
- Opensource DDR3 Controller☆333Updated last week
- A DDR3 memory controller in Verilog for various FPGAs☆467Updated 3 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆231Updated 2 years ago
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆271Updated last year
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆184Updated 5 years ago
- SPI Slave for FPGA in Verilog and VHDL☆199Updated last year
- SPI Master for FPGA - VHDL and Verilog☆291Updated last year
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器,可以从FAT16或FAT32格式的SD卡中读取文件。☆301Updated last year
- Examples for the Lushay Labs tang nano 9k series☆112Updated 11 months ago
- Verilog UART☆165Updated 12 years ago
- current focus on Colorlight i5 and i9 & i9plus module☆294Updated 8 months ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆228Updated 5 years ago
- iCESugar series FPGA dev board☆177Updated 11 months ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- ☆64Updated 4 months ago
- SPI master and SPI slave for FPGA written in VHDL☆175Updated 4 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆210Updated last year
- Verilog implementation of a RISC-V core☆118Updated 6 years ago
- iCESugar FPGA Board (base on iCE40UP5k)☆392Updated last month
- 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)☆278Updated 4 years ago
- Simple 8-bit UART realization on Verilog HDL.☆105Updated last year
- Basic USB-CDC device core (Verilog)☆78Updated 4 years ago
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆246Updated 2 weeks ago
- 8051 core☆107Updated 10 years ago