sipeed / TangPrimer-20K-exampleLinks
TangPrimer-20K-example project
☆206Updated 10 months ago
Alternatives and similar repositories for TangPrimer-20K-example
Users that are interested in TangPrimer-20K-example are comparing it to the libraries listed below
Sorting:
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆308Updated 4 months ago
- FPGA Logic Analyzer and GUI☆134Updated 2 years ago
- TangNano-9K-example project☆278Updated last year
- A simple implementation of a UART modem in Verilog.☆151Updated 3 years ago
- current focus on Colorlight i5 and i9 & i9plus module☆303Updated last month
- Tang Mega 138K Pro examples☆78Updated 3 weeks ago
- SPI Master for FPGA - VHDL and Verilog☆297Updated 2 years ago
- Examples for the Lushay Labs tang nano 9k series☆115Updated last year
- SPI Slave for FPGA in Verilog and VHDL☆210Updated last year
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆279Updated last year
- TangNano-20K-example☆125Updated last week
- A full-speed device-side USB peripheral core written in Verilog.☆236Updated 2 years ago
- iCESugar FPGA Board (base on iCE40UP5k)☆401Updated last month
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆187Updated 5 years ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆234Updated 5 years ago
- SPI master and SPI slave for FPGA written in VHDL☆180Updated 4 years ago
- Verilog UART☆178Updated 12 years ago
- Opensource DDR3 Controller☆381Updated 2 months ago
- LiteX boards files☆426Updated 3 weeks ago
- iCESugar series FPGA dev board☆184Updated last year
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- 8051 core☆106Updated 11 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆505Updated 3 years ago
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器,可以从FAT16或FAT32格式的SD卡中读取文件。☆311Updated last year
- TangPrimer-25K-example project☆43Updated 10 months ago
- Verilog implementation of a RISC-V core☆123Updated 6 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆111Updated 9 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆60Updated 4 years ago
- 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)☆282Updated 4 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆132Updated 5 years ago