sipeed / TangPrimer-20K-example
TangPrimer-20K-example project
☆185Updated 3 months ago
Alternatives and similar repositories for TangPrimer-20K-example:
Users that are interested in TangPrimer-20K-example are comparing it to the libraries listed below
- Tang Mega 138K Pro examples☆66Updated last month
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆231Updated 2 weeks ago
- SPI Slave for FPGA in Verilog and VHDL☆191Updated 8 months ago
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器,可以从FAT16或FAT32格式的SD卡中读取文件。☆273Updated last year
- FPGA Logic Analyzer and GUI☆114Updated 2 years ago
- TangNano-20K-example☆104Updated last year
- A full-speed device-side USB peripheral core written in Verilog.☆221Updated 2 years ago
- TangNano-9K-example project☆238Updated 9 months ago
- A simple implementation of a UART modem in Verilog.☆114Updated 3 years ago
- SPI Master for FPGA - VHDL and Verilog☆267Updated last year
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆166Updated 5 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆387Updated 3 years ago
- 8051 core☆100Updated 10 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆57Updated 2 years ago
- ☆62Updated this week
- Simple 8-bit UART realization on Verilog HDL.☆92Updated 8 months ago
- Opensource DDR3 Controller☆242Updated this week
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆255Updated 11 months ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆121Updated 4 years ago
- current focus on Colorlight i5 and i9 & i9plus module☆276Updated 3 months ago
- Examples for the Lushay Labs tang nano 9k series☆97Updated 7 months ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆158Updated last year
- OpenXuantie - OpenE902 Core☆137Updated 6 months ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆222Updated 4 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆21Updated last year
- Vivado诸多IP,包括图像处理等☆178Updated 5 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆289Updated 8 months ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- An FPGA-based lightweight CAN bus controller. 基于FPGA的轻量级CAN总线控制器。☆239Updated last year
- iCESugar FPGA Board (base on iCE40UP5k)☆369Updated 2 months ago