IamVNIE / Hardware-SecurityLinks
Hardware Security Labs
☆31Updated 8 years ago
Alternatives and similar repositories for Hardware-Security
Users that are interested in Hardware-Security are comparing it to the libraries listed below
Sorting:
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11Updated 8 years ago
- Repository to store all design and testbench files for Senior Design☆22Updated 5 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆24Updated 8 years ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆39Updated 10 months ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- LEIA: the Lab Embedded ISO7816 Analyzer A Custom Smartcard Reader for the ChipWhisperer PCB☆21Updated 4 years ago
- A 64-stage pipelined MD5 implementation written in verliog. Runs reliably on a DE0-Nano at 100mhz, computing 100 million hashes per seco…☆68Updated 3 years ago
- RFID tag and tester in Verilog☆42Updated 12 years ago
- Bitfile Interpretation Library for Xilinx Virtex FPGAs☆29Updated 13 years ago
- Repository and Wiki for Chip Hack events.☆51Updated 4 years ago
- High Speed USB 2.0 capture device based on miniSpartan6+☆59Updated 5 years ago
- Cross-Domain DPA Attack on SAML11☆17Updated 6 years ago
- Verilog uart receiver and transmitter modules for De0 Nano☆18Updated 11 years ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆30Updated 5 years ago
- Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx☆89Updated 10 years ago
- PCIe analyzer experiments☆64Updated 5 years ago
- Various projects of SPI loader module for xilinx fpga☆33Updated 5 years ago
- hardware security course from Coursera and University of Maryland☆28Updated 10 years ago
- SIde-Channel Analysis toolKit: embedded security evaluation tools☆30Updated 4 years ago
- Side-channel analysis setup for OpenTitan☆37Updated 2 months ago
- Verilog Language Extension for Visual Studio☆20Updated 2 weeks ago
- True Random Number Generator core implemented in Verilog.☆79Updated 5 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆83Updated 7 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 5 years ago
- Verilog implementation of the 32-bit version of the Blake2 hash function☆21Updated last month
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- Lecture notes for the Hardware and Embedded Systems Security lecture☆80Updated 2 years ago
- Defense/Attack PUF Library (DA PUF Library)☆55Updated 5 years ago
- Dual RISC-V DISC with integrated eFPGA☆18Updated 4 years ago
- FreeRTOS for RISC-V☆27Updated 7 years ago