IamVNIE / Hardware-Security
Hardware Security Labs
☆30Updated 7 years ago
Alternatives and similar repositories for Hardware-Security:
Users that are interested in Hardware-Security are comparing it to the libraries listed below
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆21Updated 7 years ago
- Repository to store all design and testbench files for Senior Design☆17Updated 4 years ago
- SIde-Channel Analysis toolKit: embedded security evaluation tools☆28Updated 3 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 4 years ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 7 years ago
- AES☆14Updated 2 years ago
- Dual RISC-V DISC with integrated eFPGA☆16Updated 3 years ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆28Updated 4 years ago
- USB -> AXI Debug Bridge☆35Updated 3 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- ☆33Updated 2 years ago
- Cross-Domain DPA Attack on SAML11☆15Updated 5 years ago
- RFID tag and tester in Verilog☆37Updated 11 years ago
- LEIA: the Lab Embedded ISO7816 Analyzer A Custom Smartcard Reader for the ChipWhisperer PCB☆19Updated 3 years ago
- AES128 is a IP crypto core using modes ECB/CBC/CTR using vpi to functional verification☆16Updated last year
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆20Updated 2 years ago
- PCIe analyzer experiments☆49Updated 4 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆15Updated 5 years ago
- SCARV: a side-channel hardened RISC-V platform☆18Updated 3 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆17Updated 5 years ago
- An open-source deterministic fault attack simulator prototype☆55Updated 4 years ago
- ☆20Updated 3 years ago
- Side-channel analysis setup for OpenTitan☆29Updated this week
- 4096bit RSA project, with verilog code, python test code, etc☆42Updated 5 years ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- Defense/Attack PUF Library (DA PUF Library)☆46Updated 4 years ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆35Updated last year
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆24Updated 6 years ago
- JTAG Test Access Port (TAP)☆31Updated 10 years ago
- An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks☆15Updated 4 years ago