IamVNIE / Hardware-SecurityLinks
Hardware Security Labs
☆30Updated 8 years ago
Alternatives and similar repositories for Hardware-Security
Users that are interested in Hardware-Security are comparing it to the libraries listed below
Sorting:
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 7 years ago
- Repository to store all design and testbench files for Senior Design☆17Updated 5 years ago
- SIde-Channel Analysis toolKit: embedded security evaluation tools☆30Updated 3 years ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- Side-channel analysis setup for OpenTitan☆35Updated 3 weeks ago
- RFID tag and tester in Verilog☆38Updated 12 years ago
- LEIA: the Lab Embedded ISO7816 Analyzer A Custom Smartcard Reader for the ChipWhisperer PCB☆19Updated 3 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 4 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆22Updated 9 months ago
- A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration☆39Updated this week
- ☆20Updated 3 years ago
- An open-source deterministic fault attack simulator prototype☆58Updated 4 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Updated 5 years ago
- Cross-Domain DPA Attack on SAML11☆16Updated 5 years ago
- ECDSA VHDL Implementation☆12Updated 7 years ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆22Updated 3 years ago
- An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks☆15Updated 4 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆18Updated 5 years ago
- 4096bit RSA project, with verilog code, python test code, etc☆44Updated 5 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- Dual RISC-V DISC with integrated eFPGA☆16Updated 3 years ago
- Bitfile Interpretation Library for Xilinx Virtex FPGAs☆25Updated 12 years ago
- AES128 is a IP crypto core using modes ECB/CBC/CTR using vpi to functional verification☆17Updated 2 years ago
- ☆12Updated 3 years ago
- Verilog uart receiver and transmitter modules for De0 Nano☆18Updated 10 years ago
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 3 years ago
- SCARV: a side-channel hardened RISC-V platform☆20Updated 4 years ago
- True Random Number Generator core implemented in Verilog.☆75Updated 4 years ago