rsnikhil / Book_BLang_RISCV
Book to (1) learn BLang (BSV) using a RISC-V example and (2) learn to design a pipelined RISC-V CPU using BSV for HDL coding
☆11Updated 2 months ago
Related projects: ⓘ
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆15Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆78Updated 5 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆45Updated 4 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆72Updated 5 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆48Updated last month
- Advanced Architecture Labs with CVA6☆43Updated 8 months ago
- ILA Model Database☆20Updated 3 years ago
- Open source RTL simulation acceleration on commodity hardware☆21Updated last year
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆48Updated last week
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆51Updated this week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆43Updated last year
- The OpenPiton Platform☆26Updated last year
- RISC-V Matrix Specification☆14Updated last week
- ☆86Updated 6 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆66Updated 4 months ago
- ☆23Updated 3 years ago
- ☆19Updated last year
- BlackParrot on Zynq☆25Updated last week
- A Style Guide for the Chisel Hardware Construction Language☆106Updated 3 years ago
- Chisel RISC-V Vector 1.0 Implementation☆33Updated this week
- Examples for creating AXI-interfaced peripherals in Chisel☆70Updated 8 years ago
- A hardware synthesis framework with multi-level paradigm☆31Updated last year
- ☆14Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆16Updated 5 months ago
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆15Updated 2 years ago
- Fast Symbolic Repair of Hardware Design Code☆18Updated 4 months ago
- high-performance RTL simulator☆129Updated 3 months ago
- ☆23Updated 7 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆87Updated 5 months ago
- ☆27Updated 7 months ago