Alternatives and similar repositories for qf100

Users that are interested in qf100 are comparing it to the libraries listed below

• bad-alloc-heavy-industries / Trawler
  Bulk scrape and download datasheets from various vendors (insult)
  ☆14Updated 4 years ago
• the6p4c / catgirltogds
  converts catgirls to gds files
  ☆15Updated 4 years ago
• the6p4c / pawpad
  a (WIP) paw-shaped pogo pin connector
  ☆57Updated 3 years ago
• gatecat / hrt
  Hot Reconfiguration Technology demo
  ☆41Updated 3 years ago
• lethalbit / discretize
  A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad
  ☆13Updated last year
• swetland / gateware
  A collection of little open source FPGA hobby projects
  ☆50Updated 5 years ago
• whitequark / prjbureau
  Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms
  ☆59Updated 5 months ago
• whitequark / Boneless-CPU
  Resource-efficient 16-bit CPU architecture for FPGA control plane
  ☆96Updated 8 months ago
• shrine-maiden-heavy-industries / torii-hdl
  A Python-based HDL and framework for silicon-based witchcraft
  ☆29Updated last week
• sylefeb / Silixel
  Exploring gate level simulation
  ☆58Updated 6 months ago
• sad-electronics / kicad-pride-flags-lbr
  Kicad Library to pretify your schematic with pride flags.
  ☆15Updated 3 years ago
• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆144Updated last year
• amaranth-lang / amaranth-stdio
  Industry standard I/O for Amaranth HDL
  ☆30Updated last year
• Ravenslofty / blog
  The Critical Path - a rambly FPGA blog
  ☆50Updated 5 years ago
• im-tomu / fomu-toolchain
  A collection of tools for developing for Fomu
  ☆85Updated 3 years ago
• TobleMiner / PCIe-breakout
  PCIe to .1 inch header breakout
  ☆11Updated 5 years ago
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆112Updated 4 years ago
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆50Updated 9 months ago
• Wren6991 / ChristmasSoC
  Dual-core RISC-V SoC with JTAG, atomics, SDRAM
  ☆25Updated 3 years ago
• SoCFPGA-learning / Chameleon96
  The Chameleon96™ board, based on Intel® Cyclone V SoC FPGA
  ☆15Updated last year
• JohnDMcMaster / zorrom
  Mask ROM decoding utilities
  ☆74Updated 2 years ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 3 years ago
• ktemkin / homebrew-oss-fpga
  Homebrew formulae for building FPGA bitstreams with open-source tools.
  ☆57Updated 3 years ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆74Updated last week
• mattvenn / vga_clock_pcb
  Open source hardware down to the chip level!
  ☆30Updated 4 years ago
• cr1901 / sentinel
  Another size-optimized RISC-V CPU for your consideration.
  ☆58Updated last week
• RobertBaruch / lmarv
  Building a RISC-V processor out of LSI logic
  ☆91Updated 4 years ago
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆54Updated 4 years ago
• Ravenslofty / mistral
  Cyclone V bitstream reverse-engineering project
  ☆124Updated 2 years ago
• hamsternz / lfsr_scramblers
  Experiments with self-synchronizing LFSR scramblers
  ☆15Updated 5 years ago