Alternatives and similar repositories for fpga_samples:

Users that are interested in fpga_samples are comparing it to the libraries listed below

• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆45Updated 4 years ago
• ciniml / tn_serv
  SERV RISC-V sample for Tang Nano FPGA board
  ☆19Updated 5 years ago
• horie-t / homemade-riscv
  『プログラマのためのFPGAによるRISC-Vマイコンの作り方』のサポート・リポジトリ
  ☆13Updated 5 years ago
• ryuz / jelly
  Original FPGA platform
  ☆62Updated last week
• sakura-internet / nvme-pcie-to-fabrics-proxy
  (under construction) Experimental circuit design for FPGA based PCIe accelerator board providing emulated NVMe/PCIe device that its read/…
  ☆20Updated 2 years ago
• RuSys / Verugent
  Verilog generation tool written in Rust
  ☆58Updated last year
• ciniml / xvc-esp32
  Xilinx Virtual Cable implementation for ESP32
  ☆33Updated 3 years ago
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆105Updated 3 years ago
• osafune / tangnano-hdmi
  HDMI-VGA output sample for Tang-NANO
  ☆24Updated 5 years ago
• moizumi99 / m99_riscv_emulator
  Simple RISC-V emulator
  ☆16Updated 4 years ago
• kadomoto / poyo-v
  Open source RISC-V IP core for FPGA/ASIC design
  ☆30Updated 9 months ago
• vengineer-systemverilog / All-of-SystemVerilog
  みんなのSystemVerilog
  ☆19Updated 2 years ago
• kingyoPiyo / Pico-100BASE-FX
  100BASE-FX Transmitter on RP2040
  ☆23Updated 8 months ago
• fixstars / xg_mac
  10G Ethernet MAC implementation
  ☆21Updated 4 years ago
• msyksphinz-self / swimmer_riscv
  Instruction set simulator for RISC-V
  ☆53Updated 4 years ago
• ciniml / atom_display_fpga
  FPGA design sources for ATOM Display FPGA
  ☆26Updated last year
• nlsynth / iroha
  Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
  ☆35Updated 3 years ago
• ghz-ws / fpga_dsp
  DSP by FPGA
  ☆14Updated last year
• nananapo / veryl-riscv-book
  Write RISC-V CPU in Veryl
  ☆31Updated 3 weeks ago
• NextMicon / NextMiconIDE
  🛠️ Graphical IDE for NextMicon
  ☆28Updated last year
• i4kimura / chisel-minicpu
  ☆14Updated 5 years ago
• kingyoPiyo / Tang-Nano_Tetris
  Tetris on Tang-Nano FPGA
  ☆45Updated 3 years ago
• ciniml / seccamp_2022_riscv_cpu
  セキュリティキャンプ 2022 Y4 RISC-V CPU自作ゼミ 講義資料
  ☆29Updated 8 months ago
• MakeLSI / OpenRule1um
  Open design rule (1um)
  ☆18Updated 2 years ago
• ryuz / BinaryBrain
  Binary Neural Network Framework for FPGA(Differentiable LUT)
  ☆157Updated 5 months ago
• soburi / zephyr_porting_gd32v
  ☆9Updated 3 years ago
• VLSI-JP / VLSI-JP.github.io
  ☆22Updated 2 months ago
• cpuex2019-yokyo / core
  RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo
  ☆13Updated 5 years ago
• polyphony-dev / polyphony
  Polyphony is Python based High-Level Synthesis compiler.
  ☆103Updated 2 months ago
• ciniml / free-dap
  Free and open implementation of the CMSIS-DAP debugger firmware
  ☆11Updated 4 years ago