Tutorial for Vitis AI using the Sign Language MNIST
☆17Apr 12, 2023Updated 3 years ago
Alternatives and similar repositories for sign_language_mnist
Users that are interested in sign_language_mnist are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware accelerated Julia set explorer running on Ultra96☆13Jul 15, 2024Updated 2 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- CNN Accelerator for Zynq☆13Dec 27, 2019Updated 6 years ago
- A small c compiler in Go☆10Jun 2, 2016Updated 10 years ago
- ☆56Sep 26, 2022Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SHARP X1 (CZ-800 series) compatible free IPL ROM.☆14Feb 23, 2022Updated 4 years ago
- Getting started with RISC-V☆14Jun 4, 2023Updated 3 years ago
- An exact Bayesian network structure learning software based on dynamic programming.☆14Jul 24, 2026Updated 3 weeks ago
- This project is trying to create a base vitis platform to run with DPU☆49Jul 8, 2020Updated 6 years ago
- 基于长短记忆型递归神经网络的水质预测模型☆11Aug 11, 2018Updated 8 years ago
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Feb 22, 2019Updated 7 years ago
- A Project to Forecast Gold Price with Deep Forest && Text Mining☆10Dec 20, 2017Updated 8 years ago
- 踊るうんこのgif画像を生成します。☆17May 7, 2022Updated 4 years ago
- The community version of HLS_BLSTM (A BLSTM FPGA accelerator of an OCR appilcation, using CAPI/SNAP))☆11Sep 27, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Implementation VexRiscv on ultra96☆14Apr 18, 2022Updated 4 years ago
- This repository is a collection of codes generated for optimizing the echo state network for RUL prediction of airplane engines☆10Oct 11, 2021Updated 4 years ago
- To create a data-web application deployed using the azure app service, which was made on Streamlit, the leading Pythonic data application…☆13Apr 2, 2022Updated 4 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆20Jan 3, 2019Updated 7 years ago
- OpenAI Whisper demo on Axera☆17Jan 15, 2026Updated 7 months ago
- ☆18Sep 22, 2022Updated 3 years ago
- Vivado HLS study notes, courses, documents.☆12Dec 7, 2019Updated 6 years ago
- A repository of my Xilinx Open Hardware 2020 submission including a demo of support vector machines on PYNQ, C++ source code and projects…☆16Jun 27, 2020Updated 6 years ago
- MTCNN with convolution reprogramed in c☆14Jul 25, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆16Feb 20, 2017Updated 9 years ago
- Simulator of DSMR Fluvius S1 interface of smart meter - usefull when debugging S1 applications☆15Mar 7, 2022Updated 4 years ago
- Deep Learning (Keras) Models Deployment using SQL databases☆17Jul 5, 2019Updated 7 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53May 29, 2018Updated 8 years ago
- An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019☆19Jun 15, 2020Updated 6 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆19Jun 2, 2017Updated 9 years ago
- Huffman encoding core (Vivado HLS Project)☆12Oct 15, 2019Updated 6 years ago
- ☆19Jun 18, 2021Updated 5 years ago
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆13Dec 18, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ResNet implementation in Julia☆12Feb 5, 2022Updated 4 years ago
- This repository contains code used in "AI-Powered Math Tutoring: Platform for Personalized and Adaptive Education" paper.☆18Feb 25, 2025Updated last year
- My experiments on using OpenCL on the Google Coral Dev board☆12Aug 7, 2020Updated 6 years ago
- 一个利用ANN（人工神经网络）和GA（遗传算法）实现污水排放溯源的个人项目。☆17Oct 30, 2020Updated 5 years ago
- Automated Integration of High-Level Synthesis FPGA Modules with ROS2 Systems☆24Dec 7, 2020Updated 5 years ago
- BaseWavenet/Wavenet+ResidualBlock☆16Jan 21, 2019Updated 7 years ago
- A Linux-supported RISC-V SoC for FPGAs, described in Verilog HDL☆23Aug 6, 2026Updated last week