Tutorial for Vitis AI using the Sign Language MNIST
☆17Apr 12, 2023Updated 3 years ago
Alternatives and similar repositories for sign_language_mnist
Users that are interested in sign_language_mnist are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware accelerated Julia set explorer running on Ultra96☆13Jul 15, 2024Updated last year
- For v1.2 test☆12Sep 5, 2020Updated 5 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- CNN Accelerator for Zynq☆13Dec 27, 2019Updated 6 years ago
- A small c compiler in Go☆10Jun 2, 2016Updated 9 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆17May 14, 2026Updated last week
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆23Apr 25, 2025Updated last year
- ☆56Sep 26, 2022Updated 3 years ago
- ☆13Dec 10, 2022Updated 3 years ago
- Getting started with RISC-V☆14Jun 4, 2023Updated 2 years ago
- An exact Bayesian network structure learning software based on dynamic programming.☆14Apr 2, 2026Updated last month
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Feb 22, 2019Updated 7 years ago
- This project is trying to create a base vitis platform to run with DPU☆48Jul 8, 2020Updated 5 years ago
- SHARP X1 (CZ-800 series) compatible free IPL ROM.☆13Feb 23, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A Project to Forecast Gold Price with Deep Forest && Text Mining☆10Dec 20, 2017Updated 8 years ago
- Implementation VexRiscv on ultra96☆13Apr 18, 2022Updated 4 years ago
- My blogs and code for machine learning. http://cnblogs.com/pinard☆13Jul 12, 2019Updated 6 years ago
- The community version of HLS_BLSTM (A BLSTM FPGA accelerator of an OCR appilcation, using CAPI/SNAP))☆11Sep 27, 2019Updated 6 years ago
- This repository is a collection of codes generated for optimizing the echo state network for RUL prediction of airplane engines☆10Oct 11, 2021Updated 4 years ago
- This project is a port of the 1chipMSX to DEOCM + DE0-CV including modification of OCM-PLD.☆20Jun 19, 2019Updated 6 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆19Jan 3, 2019Updated 7 years ago
- 基于长短记忆型递归神经网络的水质预测模型☆11Aug 11, 2018Updated 7 years ago
- Ada projects for Make-with-Ada☆14Feb 18, 2026Updated 3 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Labs for the Ibex Demo System☆17Nov 18, 2023Updated 2 years ago
- A repository of my Xilinx Open Hardware 2020 submission including a demo of support vector machines on PYNQ, C++ source code and projects…☆16Jun 27, 2020Updated 5 years ago
- Vivado HLS study notes, courses, documents.☆12Dec 7, 2019Updated 6 years ago
- MTCNN with convolution reprogramed in c☆14Jul 25, 2019Updated 6 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆16Feb 20, 2017Updated 9 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆19Jun 2, 2017Updated 8 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53May 29, 2018Updated 7 years ago
- Deep Learning (Keras) Models Deployment using SQL databases☆17Jul 5, 2019Updated 6 years ago
- ☆19Jun 18, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Huffman encoding core (Vivado HLS Project)☆12Oct 15, 2019Updated 6 years ago
- [CVPR 2023] Official PyTorch implementation of MoStGAN-V☆24Jun 15, 2023Updated 2 years ago
- Fix missing Linux firmware kernel modules!☆17Jan 1, 2024Updated 2 years ago
- Simulator of DSMR Fluvius S1 interface of smart meter - usefull when debugging S1 applications☆14Mar 7, 2022Updated 4 years ago
- An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019☆18Jun 15, 2020Updated 5 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 3 years ago
- Automated Integration of High-Level Synthesis FPGA Modules with ROS2 Systems☆23Dec 7, 2020Updated 5 years ago