Alternatives and similar repositories for mpact-sim:

Users that are interested in mpact-sim are comparing it to the libraries listed below

• google / arm-gic
  A Rust driver for the Arm Generic Interrupt Controller version 3 or 4 (GICv3 and GICv4).
  ☆32Updated last week
• google / mpact-riscv
  ☆16Updated 3 weeks ago
• google / llvm-premerge-checks
  CI system for premerge-testing in LLVM project
  ☆41Updated 6 months ago
• google / HyperCompressBench
  ☆15Updated 2 years ago
• tenstorrent / luwen
  Tenstorrent system interface library
  ☆16Updated this week
• llvm / eudsl
  Embedded Universal DSL: a good DSL for us, by us
  ☆36Updated this week
• lifting-bits / gap
  A utility library to bridge llvm and mlir gaps.
  ☆13Updated 4 months ago
• P3109 / Public
  materials available to the public
  ☆25Updated 5 months ago
• Multi-V-VM / MVVM
  Heterogeneous Containerization of Large Language Model Apps
  ☆42Updated last month
• dtcxzyw / llvm-ub-aware-interpreter
  UB-aware interpreter for LLVM debugging
  ☆27Updated this week
• llvm / mlir-www
  ☆76Updated this week
• google / vk-layer-for-rust
  ☆11Updated 8 months ago
• microsoft / monza
  Research unikernel for virtualized services
  ☆49Updated 2 years ago
• google / aarch64-paging
  A Rust library to manipulate AArch64 VMSA EL1 page tables.
  ☆33Updated this week
• bytecodealliance / wasm-score
  A benchmark for standalone WebAssembly
  ☆32Updated 9 months ago
• makslevental / mmlir
  A minimal (really) out-of-tree MLIR example
  ☆44Updated last week
• j2kun / mlir-resources
  A list of articles outside of the official MLIR docs that I've found useful for learning MLIR
  ☆11Updated last year
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆51Updated 2 weeks ago
• llvm / vscode-mlir
  ☆59Updated 11 months ago
• fedora-llvm-team / llvm-snapshots
  Everything to build LLVM snapshots
  ☆20Updated this week
• openhwgroup / corev-llvm-project
  ☆13Updated 9 months ago
• wpmed92 / shaderpulse
  A GLSL compiler targeting SPIR-V mlir
  ☆20Updated 6 months ago
• riscv / riscv-bfloat16
  ☆35Updated 10 months ago
• opencompl / mlir-fuzz
  A enumerator for MLIR, relying on the information given by IRDL.
  ☆19Updated last month
• bollu / lz
  A minimal in MLIR dialect along the lines of STG to represent laziness.
  ☆15Updated 3 years ago
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆87Updated 2 months ago
• facebookarchive / clangir
  💀 The former home of clangir, now part of the official LLVM incubator. See website below for details.
  ☆157Updated 2 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆59Updated last month
• iree-org / iree-experimental
  Experiments and prototypes associated with IREE or MLIR
  ☆50Updated 9 months ago
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆97Updated 6 months ago