Alternatives and similar repositories for cheribuild:

Users that are interested in cheribuild are comparing it to the libraries listed below

• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆58Updated 2 weeks ago
• CTSRD-CHERI / llvm-project
  Fork of LLVM adding CHERI support
  ☆52Updated 2 weeks ago
• CTSRD-CHERI / cheri-exercises
  Learning exercises for CHERI
  ☆21Updated 6 months ago
• CTSRD-CHERI / cheribsd
  FreeBSD adapted for CHERI-RISC-V and Arm Morello.
  ☆179Updated this week
• CTSRD-CHERI / cheri-c-programming
  CHERI C/C++ Programming Guide
  ☆31Updated 2 weeks ago
• CTSRD-CHERI / cherios
  CheriOS -- a minimal microkernel that demonstrates "clean-slate" CHERI memory protection and object capabilities
  ☆40Updated 2 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆59Updated last month
• seL4 / microkit
  Microkit - A simple operating system framework for the seL4 microkernel
  ☆117Updated last month
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆68Updated this week
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆87Updated 2 months ago
• alastairreid / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆41Updated last month
• comsec-group / cascade-artifacts
  Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)
  ☆126Updated 8 months ago
• ARM-software / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆115Updated 5 years ago
• au-ts / lionsos
  A secure, fast, and adaptable OS based on the seL4 microkernel
  ☆133Updated this week
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆184Updated 2 months ago
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆79Updated last month
• spectector / spectector
  Automatic detection of speculative information flows
  ☆68Updated 3 years ago
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆113Updated 2 weeks ago
• CTSRD-CHERI / cheri-specification
  CHERI ISA Specification
  ☆24Updated 9 months ago
• alastairreid / mra_tools
  Tools to process ARM's Machine Readable Architecture Specification
  ☆127Updated 5 years ago
• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆66Updated last month
• avisi-group / captive
  The Captive Hypervisor
  ☆42Updated 2 years ago
• MATCHA-MIT / SHD-StarterCode
  Student Starter Code for Secure Hardware Design at MIT
  ☆72Updated 11 months ago
• pietroborrello / constantine
  Constantine is a compiler-based system to automatically harden programs against microarchitectural side channels
  ☆73Updated 2 years ago
• kframework / X86-64-semantics
  Semantics of x86-64 in K
  ☆150Updated 5 years ago
• kristerw / smtgcc
  Some experiments with SMT solvers and GIMPLE IR
  ☆74Updated last week
• ibm-research / speculator
  Tool to Analyze Speculative Execution Attacks and Mitigations
  ☆55Updated 3 years ago
• diodesign / diosix
  A lightweight, secure, multiprocessor bare-metal hypervisor written in Rust for RISC-V
  ☆196Updated 4 months ago
• tudinfse / SpecFuzz
  A tool to enable fuzzing for Spectre vulnerabilities
  ☆30Updated 5 years ago
• michaeljclark / riscv-meta
  RISC-V Instruction Set Metadata
  ☆41Updated 6 years ago