Alternatives and similar repositories for cheribuild

Users that are interested in cheribuild are comparing it to the libraries listed below

• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆63Updated 3 weeks ago
• CTSRD-CHERI / llvm-project
  Fork of LLVM adding CHERI support
  ☆63Updated this week
• CTSRD-CHERI / cheribsd
  FreeBSD adapted for CHERI-RISC-V and Arm Morello.
  ☆202Updated this week
• CTSRD-CHERI / cheri-exercises
  Learning exercises for CHERI
  ☆21Updated 7 months ago
• CTSRD-CHERI / cheri-c-programming
  CHERI C/C++ Programming Guide
  ☆40Updated last week
• CTSRD-CHERI / cherios
  CheriOS -- a minimal microkernel that demonstrates "clean-slate" CHERI memory protection and object capabilities
  ☆42Updated 3 years ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆193Updated last month
• seL4 / microkit
  Microkit - A simple operating system framework for the seL4 microkernel
  ☆169Updated last week
• alastairreid / mra_tools
  Tools to process ARM's Machine Readable Architecture Specification
  ☆136Updated 6 years ago
• CTSRD-CHERI / cheri-specification
  CHERI ISA Specification
  ☆26Updated last week
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆91Updated 3 weeks ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆66Updated 6 months ago
• rems-project / rmem
  rmem public repo
  ☆49Updated 8 months ago
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆95Updated last week
• comsec-group / cascade-artifacts
  Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)
  ☆138Updated last year
• seL4 / seL4_libs
  No-assurance libraries for rapid-prototyping of seL4 apps.
  ☆57Updated this week
• alastairreid / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆54Updated 4 months ago
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆34Updated last month
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆96Updated last week
• spectector / spectector
  Automatic detection of speculative information flows
  ☆75Updated 4 years ago
• au-ts / lionsos
  A secure, fast, and adaptable OS based on the seL4 microkernel
  ☆211Updated this week
• au-ts / libvmm
  A virtual machine monitor for the seL4 microkernel
  ☆51Updated this week
• CHERIoT-Platform / cheriot-sail
  Sail code model of the CHERIoT ISA
  ☆48Updated last month
• sifiveinc / wake
  The SiFive wake build tool
  ☆92Updated this week
• microsoft / side-channel-fuzzer
  Revizor - Hardware fuzzing for the age of speculation
  ☆180Updated last week
• lfi-project / lfi
  Top-level repository for LFI: Practical, Efficient, and Secure Software-based Sandboxing
  ☆95Updated 2 months ago
• kframework / X86-64-semantics
  Semantics of x86-64 in K
  ☆168Updated 5 years ago
• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆85Updated last week
• tudinfse / SpecFuzz
  A tool to enable fuzzing for Spectre vulnerabilities
  ☆31Updated 5 years ago
• CTSRD-CHERI / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆34Updated this week