Alternatives and similar repositories for cheribuild

Users that are interested in cheribuild are comparing it to the libraries listed below

• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆63Updated 2 weeks ago
• CTSRD-CHERI / llvm-project
  Fork of LLVM adding CHERI support
  ☆60Updated last week
• CTSRD-CHERI / cheribsd
  FreeBSD adapted for CHERI-RISC-V and Arm Morello.
  ☆192Updated this week
• CTSRD-CHERI / cheri-exercises
  Learning exercises for CHERI
  ☆21Updated 5 months ago
• CTSRD-CHERI / cherios
  CheriOS -- a minimal microkernel that demonstrates "clean-slate" CHERI memory protection and object capabilities
  ☆42Updated 3 years ago
• CTSRD-CHERI / cheri-c-programming
  CHERI C/C++ Programming Guide
  ☆39Updated this week
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆90Updated 3 weeks ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆66Updated 5 months ago
• rems-project / rmem
  rmem public repo
  ☆48Updated 7 months ago
• CTSRD-CHERI / cheri-specification
  CHERI ISA Specification
  ☆26Updated this week
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆93Updated this week
• comsec-group / cascade-artifacts
  Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)
  ☆137Updated last year
• seL4 / seL4_libs
  No-assurance libraries for rapid-prototyping of seL4 apps.
  ☆56Updated 5 months ago
• alastairreid / mra_tools
  Tools to process ARM's Machine Readable Architecture Specification
  ☆136Updated 5 years ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆191Updated 2 months ago
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆88Updated this week
• alastairreid / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆50Updated 3 months ago
• rems-project / sail
  Sail architecture definition language
  ☆814Updated last week
• slothy-optimizer / slothy
  Assembly super-optimization via constraint solving
  ☆228Updated this week
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆34Updated last week
• seL4 / microkit
  Microkit - A simple operating system framework for the seL4 microkernel
  ☆164Updated 3 weeks ago
• uclid-org / uclid
  UCLID5: formal modeling, verification, and synthesis of computational systems
  ☆152Updated 5 months ago
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆126Updated 6 months ago
• kernkonzept / fiasco
  The development version of the L4Re Microkernel
  ☆148Updated this week
• seL4 / sel4-tutorials
  Tutorials for working with seL4 and/or CAmkES.
  ☆57Updated 5 months ago
• CHERIoT-Platform / cheriot-sail
  Sail code model of the CHERIoT ISA
  ☆48Updated this week
• microsoft / sca-fuzzer
  Revizor - Hardware fuzzing for the age of speculation
  ☆168Updated last week
• isec-tugraz / transientfail
  Website and PoC collection for transient execution attacks
  ☆200Updated last year
• herd / herdtools7
  The Herd toolsuite to deal with .cat memory models (version 7.xx)
  ☆284Updated this week
• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆79Updated 3 months ago