Alternatives and similar repositories for cheribuild:

Users that are interested in cheribuild are comparing it to the libraries listed below

• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆57Updated this week
• CTSRD-CHERI / llvm-project
  Fork of LLVM adding CHERI support
  ☆50Updated this week
• CTSRD-CHERI / cheribsd
  FreeBSD adapted for CHERI-RISC-V and Arm Morello.
  ☆173Updated this week
• CTSRD-CHERI / cheri-exercises
  Learning exercises for CHERI
  ☆19Updated 4 months ago
• CTSRD-CHERI / cheri-c-programming
  CHERI C/C++ Programming Guide
  ☆29Updated this week
• CTSRD-CHERI / cherios
  CheriOS -- a minimal microkernel that demonstrates "clean-slate" CHERI memory protection and object capabilities
  ☆38Updated 2 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆57Updated 2 weeks ago
• CTSRD-CHERI / cheri-specification
  CHERI ISA Specification
  ☆23Updated 7 months ago
• zyedidia / lfi
  LFI: Practical, Efficient, and Secure Software-based Sandboxing
  ☆59Updated last week
• alastairreid / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆41Updated last week
• rems-project / rmem
  rmem public repo
  ☆41Updated 6 months ago
• ARM-software / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆115Updated 5 years ago
• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆66Updated 3 weeks ago
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆77Updated last week
• seL4 / microkit
  Microkit - A simple operating system framework for the seL4 microkernel
  ☆104Updated this week
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆62Updated this week
• uw-unsat / jitterbug
  Verification of BPF JIT compilers
  ☆54Updated last year
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆176Updated this week
• tudinfse / SpecFuzz
  A tool to enable fuzzing for Spectre vulnerabilities
  ☆30Updated 5 years ago
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆86Updated this week
• kframework / X86-64-semantics
  Semantics of x86-64 in K
  ☆145Updated 4 years ago
• alastairreid / mra_tools
  Tools to process ARM's Machine Readable Architecture Specification
  ☆126Updated 5 years ago
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆30Updated this week
• comsec-group / cascade-artifacts
  Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)
  ☆122Updated 5 months ago
• vusec / inspectre-gadget
  InSpectre Gadget: in-depth inspection and exploitability analysis of Spectre disclosure gadgets
  ☆48Updated 2 months ago
• spectector / spectector
  Automatic detection of speculative information flows
  ☆67Updated 3 years ago
• jiezhoucs / must-read
  Lists of must-read papers (mainly security papers)
  ☆28Updated 5 months ago
• hernanponcedeleon / Dat3M
  A verification tool for many memory models
  ☆84Updated this week
• rems-project / linksem
  Semantic model for aspects of ELF static linking and DWARF debug information
  ☆43Updated 2 months ago
• preames / public-notes
  A collection of (public) notes on assorted topics
  ☆74Updated 3 weeks ago