Alternatives and similar repositories for cheribuild

Users that are interested in cheribuild are comparing it to the libraries listed below

• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆63Updated last month
• CTSRD-CHERI / llvm-project
  Fork of LLVM adding CHERI support
  ☆61Updated this week
• CTSRD-CHERI / cheribsd
  FreeBSD adapted for CHERI-RISC-V and Arm Morello.
  ☆199Updated this week
• CTSRD-CHERI / cheri-exercises
  Learning exercises for CHERI
  ☆21Updated 6 months ago
• CTSRD-CHERI / cherios
  CheriOS -- a minimal microkernel that demonstrates "clean-slate" CHERI memory protection and object capabilities
  ☆41Updated 3 years ago
• CTSRD-CHERI / cheri-c-programming
  CHERI C/C++ Programming Guide
  ☆40Updated this week
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆66Updated 6 months ago
• seL4 / seL4_libs
  No-assurance libraries for rapid-prototyping of seL4 apps.
  ☆57Updated 5 months ago
• seL4 / microkit
  Microkit - A simple operating system framework for the seL4 microkernel
  ☆165Updated last week
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆90Updated last month
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆93Updated 2 weeks ago
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆94Updated 2 weeks ago
• comsec-group / cascade-artifacts
  Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)
  ☆138Updated last year
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆193Updated 3 weeks ago
• alastairreid / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆53Updated 3 months ago
• rems-project / rmem
  rmem public repo
  ☆49Updated 7 months ago
• CTSRD-CHERI / cheri-specification
  CHERI ISA Specification
  ☆26Updated last week
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆34Updated 2 weeks ago
• lfi-project / lfi
  Top-level repository for LFI: Practical, Efficient, and Secure Software-based Sandboxing
  ☆94Updated 2 months ago
• CHERIoT-Platform / cheriot-sail
  Sail code model of the CHERIoT ISA
  ☆48Updated 3 weeks ago
• alastairreid / mra_tools
  Tools to process ARM's Machine Readable Architecture Specification
  ☆136Updated 6 years ago
• lucypa / sDDF
  seL4 Device Driver Framework
  ☆22Updated 2 years ago
• kernkonzept / fiasco
  The development version of the L4Re Microkernel
  ☆153Updated this week
• seL4 / sel4-tutorials
  Tutorials for working with seL4 and/or CAmkES.
  ☆57Updated 5 months ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆50Updated 8 years ago
• uclid-org / uclid
  UCLID5: formal modeling, verification, and synthesis of computational systems
  ☆153Updated 6 months ago
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆126Updated 6 months ago
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆42Updated last year
• uw-unsat / jitterbug
  Verification of BPF JIT compilers
  ☆57Updated 2 years ago
• hernanponcedeleon / Dat3M
  A verification tool for many memory models
  ☆108Updated 2 weeks ago