josecm / rocket-chip
Rocket Chip Generator
☆10Updated 3 years ago
Alternatives and similar repositories for rocket-chip:
Users that are interested in rocket-chip are comparing it to the libraries listed below
- AIA IP compliant with the RISC-V AIA spec☆35Updated 3 weeks ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆36Updated last year
- ☆38Updated 2 years ago
- ☆42Updated 3 years ago
- RISC-V IOMMU Demo (Linux & Bao)☆17Updated last year
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆23Updated last week
- RISC-V IOMMU Specification☆103Updated this week
- ☆86Updated 3 months ago
- ☆22Updated last year
- ☆84Updated 2 years ago
- RISC-V Nexus Trace TG documentation and reference code☆49Updated last month
- Ultra light weight small device firmware. Well architected to support MMU, SMP, low power idle. Can be run on various CPU architectures.☆15Updated 6 months ago
- Framework for writing tests for RISC-V CPU/SOC validation.☆11Updated 6 months ago
- RISC-V IOMMU in verilog☆16Updated 2 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆64Updated 7 months ago
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆48Updated 3 years ago
- ☆28Updated last month
- A guide on how to build and use a set of Bao guest configurations for various platforms☆40Updated 3 weeks ago
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆27Updated 3 years ago
- Group administration repository for Tech: IOPMP Task Group☆13Updated 2 months ago
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Updated 2 months ago
- Fast TLB simulator for RISC-V systems☆14Updated 5 years ago
- This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …☆52Updated last month
- ☆9Updated this week
- RISC-V Security HC admin repo☆16Updated last month
- ☆9Updated last year
- The official NaplesPU hardware code repository☆15Updated 5 years ago
- A RISC-V bare metal example☆45Updated 2 years ago
- ☆17Updated last year
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆30Updated 9 months ago