josecm / rocket-chip
Rocket Chip Generator
☆10Updated 3 years ago
Alternatives and similar repositories for rocket-chip:
Users that are interested in rocket-chip are comparing it to the libraries listed below
- AIA IP compliant with the RISC-V AIA spec☆36Updated 2 months ago
- RISC-V IOMMU Demo (Linux & Bao)☆19Updated last year
- ☆38Updated 2 years ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆37Updated last year
- A guide on how to build and use a set of Bao guest configurations for various platforms☆41Updated 2 months ago
- RISC-V IOMMU in verilog☆17Updated 2 years ago
- Qbox☆47Updated last week
- ☆42Updated 3 years ago
- Framework for writing tests for RISC-V CPU/SOC validation.☆11Updated 7 months ago
- Group administration repository for Tech: IOPMP Task Group☆13Updated 3 months ago
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆50Updated 3 years ago
- Fast TLB simulator for RISC-V systems☆14Updated 5 years ago
- Ultra light weight small device firmware. Well architected to support MMU, SMP, low power idle. Can be run on various CPU architectures.☆15Updated 7 months ago
- ☆86Updated last week
- ☆85Updated 2 years ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆46Updated this week
- ☆22Updated last year
- Setup scripts and files needed to compile CoreMark on RISC-V☆65Updated 8 months ago
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆27Updated 3 years ago
- ☆36Updated 3 years ago
- ☆10Updated last year
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆89Updated this week
- A RISC-V bare metal example☆46Updated 2 years ago
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Updated last week
- RISC-V Security HC admin repo☆17Updated 2 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆33Updated last year
- RISC-V Nexus Trace TG documentation and reference code☆50Updated 2 months ago
- A formalization of the RVWMO (RISC-V) memory model☆32Updated 2 years ago
- Extremely Simple Microbenchmarks☆33Updated 6 years ago
- ☆28Updated last month