josecm / rocket-chipLinks
Rocket Chip Generator
☆12Updated 4 years ago
Alternatives and similar repositories for rocket-chip
Users that are interested in rocket-chip are comparing it to the libraries listed below
Sorting:
- AIA IP compliant with the RISC-V AIA spec☆45Updated 8 months ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆42Updated last year
- ☆89Updated last month
- Qbox☆60Updated 2 weeks ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆104Updated 3 weeks ago
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆54Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- Extremely Simple Microbenchmarks☆36Updated 7 years ago
- ☆39Updated 4 years ago
- Fast TLB simulator for RISC-V systems☆14Updated 6 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- RISC-V Matrix Specification☆22Updated 10 months ago
- ☆96Updated last month
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆27Updated 4 years ago
- ☆17Updated 3 years ago
- ☆38Updated 3 years ago
- RISC-V IOMMU in verilog☆19Updated 3 years ago
- Ultra light weight small device firmware. Well architected to support MMU, SMP, low power idle. Can be run on various CPU architectures.☆20Updated 2 months ago
- ☆42Updated 3 years ago
- RISC-V IOMMU Specification☆136Updated this week
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- A guide on how to build and use a set of Bao guest configurations for various platforms☆46Updated 3 weeks ago
- Tools for analyzing and browsing Tarmac instruction traces.☆77Updated this week
- RISC-V architecture concurrency model litmus tests☆89Updated 4 months ago
- The MiBench testsuite, extended for use in general embedded environments☆106Updated 12 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆63Updated 2 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- IOPMP IP☆19Updated 3 months ago
- A libgloss replacement for RISC-V that supports HTIF☆38Updated last year
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆86Updated last week