IotaHydrae / register-spriteView external linksLinks
A sophisticated register bit view tool, which can easily realize the conversion between 10 base, 16 base and 2 base, and is convenient to learn the bit configuration of various embedded registers
☆17Nov 16, 2022Updated 3 years ago
Alternatives and similar repositories for register-sprite
Users that are interested in register-sprite are comparing it to the libraries listed below
Sorting:
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- UVM testbench for verifying the Pulpino SoC☆13Mar 23, 2020Updated 5 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Feb 27, 2025Updated 11 months ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆20May 4, 2017Updated 8 years ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- ☆20Dec 19, 2025Updated last month
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 7 years ago
- Network on Chip for MPSoC☆28Jan 27, 2026Updated 2 weeks ago
- ☆24Apr 18, 2021Updated 4 years ago
- SystemVerilog Design Patterns☆26Mar 11, 2015Updated 10 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆36Dec 22, 2023Updated 2 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆28Mar 26, 2017Updated 8 years ago
- Hardware Verification library for C++, SystemC and SystemVerilog☆30Nov 27, 2012Updated 13 years ago
- systemc建模相关☆28Jun 11, 2014Updated 11 years ago
- ☆27May 11, 2021Updated 4 years ago
- Video compression systems☆24Jul 17, 2014Updated 11 years ago
- ☆31Aug 8, 2020Updated 5 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆13Mar 26, 2024Updated last year
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆38Nov 24, 2022Updated 3 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆38Jun 24, 2020Updated 5 years ago
- Sample UVM code for axi ram dut☆40Dec 14, 2021Updated 4 years ago
- An example Python-based MDV testbench for apbi2c core☆30Jul 31, 2024Updated last year
- SoC Based on ARM Cortex-M3☆37May 16, 2025Updated 8 months ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- Video Stream Scaler☆40Jul 17, 2014Updated 11 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆48Jun 19, 2020Updated 5 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Oct 31, 2021Updated 4 years ago
- ☆11May 8, 2022Updated 3 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆43May 26, 2021Updated 4 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago