AEEE-SummerSchool / FPGA_Camp24
☆40Updated 4 months ago
Related projects ⓘ
Alternatives and complementary repositories for FPGA_Camp24
- 2023集创赛国二,紫光同创杯。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆121Updated 2 weeks ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆62Updated 2 years ago
- some interesting demos for starters☆61Updated last year
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆127Updated last year
- 2023集创赛紫光同创杯一等奖项目☆72Updated 10 months ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆27Updated last year
- ☆57Updated 2 years ago
- ☆34Updated 3 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆70Updated 3 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆20Updated 5 months ago
- 一个开源的FPGA神经网络加速器。☆127Updated last year
- Things to learn for new students in the Lab for AI chips and systems of BJTU .☆164Updated 2 weeks ago
- 代码在这个库里 Code is here☆36Updated this week
- CPU Design Based on RISCV ISA☆76Updated 5 months ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆11Updated 6 months ago
- FPGA project☆200Updated 2 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆128Updated 4 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆31Updated 3 months ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆118Updated 7 months ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆400Updated 3 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆30Updated last year
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆43Updated 11 months ago
- This is a series of quick start guide of Vitis HLS tool in Chinese. It explains the basic concepts and the most important optimize techni…☆18Updated 2 years ago
- CNN accelerator implemented with Spinal HDL☆136Updated 9 months ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆67Updated last year
- ☆54Updated 4 years ago
- Learn the basics of AXI against the code and protocol☆9Updated last year
- Convolutional Neural Network RTL-level Design☆34Updated 3 years ago
- ☆189Updated 7 months ago