AEEE-SummerSchool / FPGA_Camp24Links
☆39Updated last year
Alternatives and similar repositories for FPGA_Camp24
Users that are interested in FPGA_Camp24 are comparing it to the libraries listed below
Sorting:
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆179Updated 2 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆122Updated 3 months ago
- some interesting demos for starters☆94Updated 3 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆220Updated 3 months ago
- 2023年全国大学生集成电路创新创业大赛-海运捷讯杯-全国二等奖作品 FPGA-Based SSD-MobileNet Acceleator; CNN Acceleator; China IC Competition☆15Updated last year
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆87Updated 10 months ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆88Updated 3 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆24Updated 2 years ago
- 2023集创赛紫光同创杯一等奖项目☆146Updated 2 years ago
- 一个开源的FPGA神经网络加速器。☆186Updated 2 years ago
- 代码在这个库里 Code is here☆65Updated this week
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆571Updated 4 years ago
- Things to learn for new students in the Lab for AI chips and systems of BJTU .☆258Updated last year
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆47Updated 3 years ago
- CPU Design Based on RISCV ISA☆129Updated last year
- Convolutional Neural Network RTL-level Design☆74Updated 4 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆227Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆154Updated 8 months ago
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆266Updated last year
- FPGA project☆236Updated 3 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆142Updated 2 years ago
- FPGA实现简单的图像处理算法☆68Updated 2 years ago
- ☆63Updated 3 years ago
- 基于FPGA的 数字识别-实时视频处理的定点卷积神经网络实现☆363Updated 2 years ago
- ☆76Updated 5 years ago
- AXI协议规范中文翻译版☆171Updated 3 years ago
- 基于FPGA的二维卷积识别任务☆26Updated 2 years ago
- 本工程使用纯verilog编写rtl代码,在FPGA上搭建神经网络LeNet-5,实现手写数字识别的功能。☆36Updated last year
- 数字IC设计 学习笔记☆159Updated 4 years ago
- IC implementation of Systolic Array for TPU☆327Updated last year