AEEE-SummerSchool / FPGA_Camp24Links
☆39Updated 10 months ago
Alternatives and similar repositories for FPGA_Camp24
Users that are interested in FPGA_Camp24 are comparing it to the libraries listed below
Sorting:
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆94Updated 3 weeks ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆48Updated 3 months ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆178Updated 7 months ago
- some interesting demos for starters☆81Updated 2 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆152Updated 2 years ago
- CPU Design Based on RISCV ISA☆111Updated 11 months ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆76Updated 2 years ago
- ☆61Updated 2 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆40Updated 2 years ago
- Convolutional Neural Network RTL-level Design☆55Updated 3 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆19Updated last year
- 我设计了一些数字集成电路的教学实验,供大家学习~☆26Updated 4 months ago
- 代码在这个库里 Code is here☆51Updated 6 months ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆79Updated 4 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆25Updated 2 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆117Updated 3 weeks ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆86Updated 3 years ago
- ☆70Updated 4 years ago
- fpga跑sobel识别算法☆35Updated 4 years ago
- 2023年全国大学生集成电路创新创业大赛-海运捷讯杯-全国二等奖作品 FPGA-Based SSD-MobileNet Acceleator; CNN Acceleator; China IC Competition☆10Updated 6 months ago
- 数字IC设计 学习笔记☆137Updated 3 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- FPGA实现简单的图像处理算法☆47Updated 2 years ago
- 一个开源的FPGA神经网络加速器。☆164Updated last year
- AXI协议规范中文翻译版☆151Updated 2 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- 2023集创赛紫光同创杯一等奖项目☆113Updated last year
- ☆40Updated 2 weeks ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆107Updated last year
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆138Updated 5 years ago