AEEE-SummerSchool / FPGA_Camp24
☆39Updated 6 months ago
Alternatives and similar repositories for FPGA_Camp24:
Users that are interested in FPGA_Camp24 are comparing it to the libraries listed below
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆132Updated 2 months ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆135Updated last year
- some interesting demos for starters☆68Updated 2 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池 化全连接层等硬件加速计算。☆28Updated 2 weeks ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆69Updated 2 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆26Updated last year
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆137Updated 9 months ago
- 一个开源的FPGA神经网络加速器。☆138Updated last year
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆131Updated 5 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆47Updated this week
- ☆203Updated 9 months ago
- 2023集创赛紫光同创杯一等奖项目☆79Updated last year
- ☆59Updated 2 years ago
- Convolutional Neural Network RTL-level Design☆42Updated 3 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆434Updated 3 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆29Updated 2 years ago
- CPU Design Based on RISCV ISA☆83Updated 7 months ago
- FPGA project☆203Updated 2 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆72Updated 3 years ago
- CNN accelerator implemented with Spinal HDL☆144Updated 11 months ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆12Updated 8 months ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆76Updated 3 years ago
- ☆57Updated 5 months ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆73Updated last year
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆35Updated 5 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆174Updated last year
- 可运行☆28Updated 2 years ago
- Things to learn for new students in the Lab for AI chips and systems of BJTU .☆181Updated 2 months ago
- ☆60Updated 4 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆287Updated last year