AEEE-SummerSchool / FPGA_Camp24Links
☆39Updated last year
Alternatives and similar repositories for FPGA_Camp24
Users that are interested in FPGA_Camp24 are comparing it to the libraries listed below
Sorting:
- some interesting demos for starters☆91Updated 3 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆119Updated 2 months ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆173Updated 2 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆84Updated 9 months ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆85Updated 3 years ago
- 2023集创赛国二。基于脉动阵列写的 一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆210Updated last month
- verilog实现TPU中的脉动阵列计算卷积的module☆143Updated 7 months ago
- Things to learn for new students in the Lab for AI chips and systems of BJTU .☆258Updated last year
- CPU Design Based on RISCV ISA☆126Updated last year
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆46Updated 3 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆216Updated last year
- 一个开源的FPGA神经网络加速器。☆185Updated 2 years ago
- ☆63Updated 3 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆24Updated 2 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆22Updated last year
- 2023年全国大学生集成电路创新创业大赛-海运捷讯杯-全国二等奖作品 FPGA-Based SSD-MobileNet Acceleator; CNN Acceleator; China IC Competition☆14Updated last year
- 代码在这个库里 Code is here☆65Updated 4 months ago
- IC implementation of Systolic Array for TPU☆311Updated last year
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆62Updated last year
- Collect some IC textbooks for learning.☆176Updated 3 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆136Updated 2 years ago
- FPGA project☆231Updated 3 years ago
- ☆76Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆121Updated 4 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆235Updated 2 years ago
- ☆44Updated 4 years ago
- ☆12Updated last year
- verilog实现systolic array及配套IO☆10Updated last year
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆561Updated 4 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆67Updated 7 years ago