rajesh-s / computer-architecture-and-systems-resourcesLinks
A curated list of Computer Architecture and Systems resources
☆514Updated 3 months ago
Alternatives and similar repositories for computer-architecture-and-systems-resources
Users that are interested in computer-architecture-and-systems-resources are comparing it to the libraries listed below
Sorting:
- It contains a curated list of awesome RISC-V Resources.☆220Updated 4 months ago
- ☆59Updated 3 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆525Updated last year
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆341Updated 3 weeks ago
- Curated list of awesome resources related with RISC-V☆89Updated 2 years ago
- ☆323Updated 2 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆249Updated last week
- List of awesome semiconductor startups☆627Updated this week
- Verilog/SystemVerilog Guide☆66Updated last year
- Hardware Description Languages☆1,037Updated 3 months ago
- For aspiring hardware engineers out there.☆68Updated 2 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,080Updated 2 months ago
- 100 Days of RTL☆369Updated 9 months ago
- ☆386Updated 3 months ago
- List of awesome open source hardware projects☆353Updated 2 years ago
- Recipe for FPGA cooking☆297Updated 8 months ago
- 32-bit Superscalar RISC-V CPU☆1,024Updated 3 years ago
- A Linux-capable RISC-V multicore for and by the world☆702Updated last month
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆129Updated last week
- A roadmap for those who want to build a career as an FPGA / ASIC Engineer☆337Updated 6 months ago
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,006Updated 6 months ago
- Educational materials for RISC-V☆223Updated 4 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆320Updated 5 months ago
- lowRISC Style Guides☆429Updated 8 months ago
- The OpenPiton Platform☆707Updated 2 weeks ago
- ☆33Updated 4 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆381Updated this week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆413Updated last month
- CORE-V Family of RISC-V Cores☆269Updated 3 months ago
- Digital Design with Chisel☆838Updated 3 weeks ago