RISC-V Guide. Learn all about the RISC-V computer architecture along with the Development Tools and Operating Systems to develop on RISC-V hardware.
☆639Jan 4, 2024Updated 2 years ago
Alternatives and similar repositories for RISC-V-Guide
Users that are interested in RISC-V-Guide are comparing it to the libraries listed below
Sorting:
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,406Nov 18, 2025Updated 3 months ago
- A reference book on System-on-Chip Design☆39Jun 16, 2025Updated 8 months ago
- GNU toolchain for RISC-V, including GCC☆4,381Feb 13, 2026Updated 2 weeks ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,993Updated this week
- SERV - The SErial RISC-V CPU☆1,757Feb 19, 2026Updated last week
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 29, 2024Updated last year
- FPGA Guide☆14Jan 2, 2022Updated 4 years ago
- Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.☆1,432Feb 12, 2026Updated 2 weeks ago
- Coffer is a RISC-V trusted execution environment developed in Rust.☆20Mar 3, 2022Updated 3 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,026Feb 11, 2026Updated 2 weeks ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,493Jan 7, 2026Updated last month
- A graphical processor simulator and assembly editor for the RISC-V ISA☆3,221Feb 18, 2026Updated last week
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆224Feb 19, 2026Updated last week
- Script for querying merged PRs, open issues, and closed issues from config repos.☆12May 1, 2024Updated last year
- The RISC-V Virtual Machine☆1,201Updated this week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆488Updated this week
- RISC-V Instruction Set Manual☆4,514Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,817Feb 18, 2026Updated last week
- Documentation and tools about RISC-V chips and development boards☆15Aug 23, 2023Updated 2 years ago
- Spike, a RISC-V ISA Simulator☆3,024Updated this week
- Compact and Efficient RISC-V RV32I[MAFC] emulator☆539Feb 9, 2026Updated 3 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,966Jun 27, 2024Updated last year
- 自嗨虚拟化软件 - 'Enjoy yourself' type-1 hypervisor software☆25Apr 21, 2022Updated 3 years ago
- Build your hardware, easily!☆3,739Updated this week
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆15Oct 5, 2025Updated 4 months ago
- SystemVerilog Tutorial☆194Nov 30, 2025Updated 3 months ago
- RISC-V Open Source Supervisor Binary Interface☆1,379Feb 23, 2026Updated last week
- hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.☆49Feb 20, 2023Updated 3 years ago
- Port of MIT's xv6 OS to the Nezha RISC-V board with Allwinner D1 SoC☆107Nov 26, 2022Updated 3 years ago
- The Adventures of OS☆572Sep 1, 2022Updated 3 years ago
- RISC-V Assembly Programmer's Manual☆1,612Updated this week
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,267Nov 22, 2024Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,774Feb 17, 2026Updated last week
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆42Aug 15, 2025Updated 6 months ago
- This repository contains all the needed source files for several examples from Pong Chu's book: "Pong P. Chu, FPGA Prototyping by VHDL Ex…☆10Apr 2, 2022Updated 3 years ago
- ☆148Feb 29, 2024Updated 2 years ago
- RISC-V XV6/Linux SoC, marchID: 0x2b☆1,066Feb 7, 2026Updated 3 weeks ago
- Xv6 for RISC-V☆9,257Dec 17, 2025Updated 2 months ago
- Open-source high-performance RISC-V processor☆6,875Updated this week