RISC-V Guide. Learn all about the RISC-V computer architecture along with the Development Tools and Operating Systems to develop on RISC-V hardware.
☆651Jan 4, 2024Updated 2 years ago
Alternatives and similar repositories for RISC-V-Guide
Users that are interested in RISC-V-Guide are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 27, 2026Updated 3 weeks ago
- Documentation and tools about RISC-V chips and development boards☆15Aug 23, 2023Updated 2 years ago
- FPGA Guide☆15Jan 2, 2022Updated 4 years ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,517Nov 18, 2025Updated 6 months ago
- Coffer is a RISC-V trusted execution environment developed in Rust.☆20Mar 3, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆15Oct 5, 2025Updated 7 months ago
- Reference book for SoC and FPGA designers integrating Arm Cortex-M processors with AMBA bus architectures (educational)☆41Jun 16, 2025Updated 11 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,061May 14, 2026Updated last week
- GNU toolchain for RISC-V, including GCC☆4,496Updated this week
- SERV - The SErial RISC-V CPU☆1,801Feb 19, 2026Updated 3 months ago
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆17Apr 7, 2026Updated last month
- Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.☆1,589Apr 15, 2026Updated last month
- The RISC-V Virtual Machine☆1,260May 3, 2026Updated 2 weeks ago
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆43Aug 15, 2025Updated 9 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A graphical processor simulator and assembly editor for the RISC-V ISA☆3,313May 12, 2026Updated last week
- This repository contains all the needed source files for several examples from Pong Chu's book: "Pong P. Chu, FPGA Prototyping by VHDL Ex…☆10Apr 2, 2022Updated 4 years ago
- Compact and Efficient RISC-V RV32I[MAFC] emulator☆555Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,553May 12, 2026Updated last week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆531May 10, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,939May 13, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,142Feb 11, 2026Updated 3 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,149Jun 27, 2024Updated last year
- RISC-V Instruction Set Manual☆4,618May 15, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ulx3s ghdl examples☆15Mar 6, 2021Updated 5 years ago
- Spike, a RISC-V ISA Simulator☆3,115Updated this week
- 自嗨虚拟化软件 - 'Enjoy yourself' type-1 hypervisor software☆25Apr 21, 2022Updated 4 years ago
- Design and implementation in VHDL for FPGAs of a single cycle RISC-V based architecture☆14Jul 24, 2020Updated 5 years ago
- ☆148Feb 29, 2024Updated 2 years ago
- The Adventures of OS☆574Sep 1, 2022Updated 3 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,875May 7, 2026Updated 2 weeks ago
- RISC-V Assembly Programmer's Manual☆1,629Apr 29, 2026Updated 3 weeks ago
- hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.☆50Feb 20, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Build your hardware, easily!☆3,884Updated this week
- ☆395Apr 13, 2023Updated 3 years ago
- RISC-V XV6/Linux SoC, marchID: 0x2b☆1,085Mar 3, 2026Updated 2 months ago
- ☆10Aug 25, 2022Updated 3 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆225Feb 19, 2026Updated 3 months ago
- A tiny RISC-V instruction decoder and instruction set simulator☆36Oct 24, 2025Updated 6 months ago
- IEEE Executive project for the year 2021-2022☆11Nov 22, 2022Updated 3 years ago