RISC-V Guide. Learn all about the RISC-V computer architecture along with the Development Tools and Operating Systems to develop on RISC-V hardware.
☆663Jan 4, 2024Updated 2 years ago
Alternatives and similar repositories for RISC-V-Guide
Users that are interested in RISC-V-Guide are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA Guide☆16Jan 2, 2022Updated 4 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,301Updated this week
- Coffer is a RISC-V trusted execution environment developed in Rust.☆21Mar 3, 2022Updated 4 years ago
- GNU toolchain for RISC-V, including GCC☆4,654Updated this week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,745Nov 18, 2025Updated 11 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆11Apr 27, 2026Updated 6 months ago
- The RISC-V Virtual Machine☆1,315Updated this week
- SERV - The SErial RISC-V CPU☆1,907Aug 25, 2026Updated 2 months ago
- Documentation and tools about RISC-V chips and development boards☆15Aug 23, 2023Updated 3 years ago
- Design and implementation in VHDL for FPGAs of a single cycle RISC-V based architecture☆15Jul 24, 2020Updated 6 years ago
- Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.☆1,880Updated this week
- A graphical processor simulator and assembly editor for the RISC-V ISA☆3,461Oct 22, 2026Updated last week
- Spike, a RISC-V ISA Simulator☆3,266Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,171Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆16Oct 5, 2025Updated last year
- RISC-V Instruction Set Manual☆4,867Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,300Oct 13, 2026Updated 2 weeks ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,629Oct 12, 2026Updated 2 weeks ago
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆43Aug 15, 2025Updated last year
- CORE-V Family of RISC-V Cores☆380Mar 31, 2026Updated 6 months ago
- Compact and Efficient RISC-V RV32I[MAFC] emulator☆595Updated this week
- Reference book for SoC and FPGA designers integrating Arm Cortex-M processors with AMBA bus architectures (educational)☆45Jun 16, 2025Updated last year
- RISC-V XV6/Linux SoC, marchID: 0x2b, 0x34☆1,123May 29, 2026Updated 4 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This repository contains all the needed source files for several examples from Pong Chu's book: "Pong P. Chu, FPGA Prototyping by VHDL Ex…☆11Apr 2, 2022Updated 4 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,135Updated this week
- RISC-V Assembly Programmer's Manual☆1,655Oct 19, 2026Updated last week
- Build your hardware, easily!☆4,175Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,392Sep 7, 2026Updated last month
- ☆144Feb 29, 2024Updated 2 years ago
- Reference designs and firmware for open-source RISC-V core implementation on MX10 and SpiderSoM☆18Nov 11, 2022Updated 3 years ago
- RISC-V CPU Core (RV32IM)☆1,810Sep 18, 2021Updated 5 years ago
- RISC-V Open Source Supervisor Binary Interface☆1,556Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆21Apr 7, 2026Updated 6 months ago
- A tiny C header-only risc-v emulator.☆2,189Dec 21, 2025Updated 10 months ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆231Feb 19, 2026Updated 8 months ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆803Updated this week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆124Sep 22, 2026Updated last month
- The Adventures of OS☆581Sep 1, 2022Updated 4 years ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆17Apr 12, 2020Updated 6 years ago