Translation of Anlogic's FPGA datasheet, manual etc. to English.
☆56Dec 29, 2018Updated 7 years ago
Alternatives and similar repositories for Anlogic_Doc_English
Users that are interested in Anlogic_Doc_English are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- LicheeTang FPGA Examples☆124Nov 27, 2019Updated 6 years ago
- Projects using the Sipeed Tang Primer FPGA development board☆17Dec 6, 2020Updated 5 years ago
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- Documenting the Anlogic FPGA bit-stream format.☆90Dec 25, 2022Updated 3 years ago
- Lichee Tang FPGA board examples☆32Dec 15, 2018Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆20Jun 19, 2018Updated 8 years ago
- forked from https://github.com/riscv/riscv-openocd.git,and add falsh support for LicheeTang☆24Oct 18, 2021Updated 4 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- MicroPython - legacy branch contain old experiments, and experimental for new work☆33Sep 6, 2021Updated 4 years ago
- Reference FPGA designs for interfacing with the internal ARM Cortex M3 MCU of the GW1NSR-4C, modified for use with boards like the Tang N…☆12Aug 13, 2022Updated 4 years ago
- Lichee Tang - A circuit board of RISC-V architecture http://tang.lichee.pro☆18Jul 19, 2019Updated 7 years ago
- Some simple demo routines for the TinyFPGA BX☆16Sep 5, 2018Updated 7 years ago
- HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs☆13Feb 9, 2019Updated 7 years ago
- ☆23Oct 19, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- [MIGRATED to https://codeberg.org/prjunnamed/prjcombine/] An FPGA reverse engineering and documentation project☆65Mar 12, 2026Updated 5 months ago
- ☆20Aug 3, 2026Updated 2 weeks ago
- Binary blob for Anlogic USB-JTAG adapter (temporary), We should figure out much better solution next year.☆18Sep 11, 2018Updated 7 years ago
- [Experiment] Real Time for The Masses on Linux☆27Jul 11, 2019Updated 7 years ago
- LicheeTang 蜂鸟E203 Core☆204Jul 10, 2019Updated 7 years ago
- Open-source HDMI/DVI transmitter for the Gowin GW1NSR-powered Tang Nano 4K☆23Sep 8, 2022Updated 3 years ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- The RECON project creates library for Nios II Microcontroller System and Tool chain. The library includes a collection of hardware config…☆21Dec 31, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆21Jul 28, 2025Updated last year
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- ☆19Sep 12, 2018Updated 7 years ago
- TangNano-4K-example project☆121Jun 16, 2023Updated 3 years ago
- Simple library to interface with Hitachi-compatible character LCDs for the Sipeed Tang Nano 4K Gowin FPGA board.☆10Aug 13, 2022Updated 4 years ago
- Board definition files and initial example programs☆23Aug 7, 2021Updated 5 years ago
- ZX Spectrum implementation on Tang Nano 9K☆14Mar 25, 2024Updated 2 years ago
- DEPRECATED: Knowledge should be available for everyone who wants to access it.☆19May 4, 2019Updated 7 years ago
- Eagle image importer☆22Jul 15, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- LunaPnR is a place and router for integrated circuits☆48Feb 11, 2026Updated 6 months ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆19Jul 10, 2020Updated 6 years ago
- Lichee-Nano-Doc-en☆32Jul 10, 2020Updated 6 years ago
- PCIe stack written in Amaranth.☆17Apr 27, 2026Updated 3 months ago
- ☆20Jun 18, 2022Updated 4 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆28Jul 4, 2019Updated 7 years ago
- ☆11Jan 3, 2018Updated 8 years ago