Alternatives and similar repositories for hart-software-services

Users that are interested in hart-software-services are comparing it to the libraries listed below

• polarfire-soc / polarfire-soc-documentation
  PolarFire SoC Documentation
  ☆58Updated last month
• SpinalHDL / openocd_riscv
  Spen's Official OpenOCD Mirror
  ☆50Updated 6 months ago
• polarfire-soc / polarfire-soc-bare-metal-examples
  Bare metal example software projects for PolarFire SoC
  ☆36Updated last month
• polarfire-soc / polarfire-soc-linux-examples
  ☆16Updated 2 months ago
• polarfire-soc / meta-polarfire-soc-yocto-bsp
  This repository is no longer maintained and will be archived, please see https://github.com/linux4microchip/meta-mchp
  ☆56Updated last month
• SpinalHDL / VexRiscvSoftcoreContest2018
  ☆64Updated 6 years ago
• vfinotti / cortex-m0-soft-microcontroller
  Soft-microcontroller implementation of an ARM Cortex-M0
  ☆26Updated 6 years ago
• five-embeddev / riscv-scratchpad
  RISC-V Scratchpad
  ☆70Updated 2 years ago
• enjoy-digital / liteiclink
  Small footprint and configurable Inter-Chip communication cores
  ☆60Updated 2 months ago
• texane / vpcie
  implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture
  ☆106Updated 7 years ago
• riscv-non-isa / tg-nexus-trace
  RISC-V Nexus Trace TG documentation and reference code
  ☆52Updated 8 months ago
• litex-hub / litespi
  Small footprint and configurable SPI core
  ☆43Updated this week
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆88Updated 2 months ago
• SpinalHDL / VexRiscvSocSoftware
  ☆26Updated 3 years ago
• riscvarchive / riscv-eabi-spec
  Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.
  ☆27Updated 4 years ago
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆102Updated last year
• SpinalHDL / SaxonSoc
  SoC based on VexRiscv and ICE40 UP5K
  ☆159Updated 6 months ago
• enjoy-digital / litejesd204b
  Small footprint and configurable JESD204B core
  ☆44Updated 3 months ago
• siliconcompiler / zerosoc
  Demo SoC for SiliconCompiler.
  ☆61Updated this week
• westerndigitalcorporation / swerv_eh1_fpga
  FPGA reference design for the the Swerv EH1 Core
  ☆71Updated 5 years ago
• Digilent / digilent-vivado-scripts
  ☆69Updated last month
• chipsalliance / omnixtend
  OmniXtend cache coherence protocol
  ☆82Updated 3 months ago
• Avnet / petalinux
  Repository used to support automated builds under PetaLinux tools that use Yocto.
  ☆61Updated 5 months ago
• bluespec / RISCV_gdbstub
  A gdbstub for connecting GDB to a RISC-V Debug Module
  ☆30Updated 11 months ago
• maikmerten / spu32
  Small Processing Unit 32: A compact RV32I CPU written in Verilog
  ☆69Updated 3 years ago
• Xilinx / chipscopy
  ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…
  ☆60Updated last month
• FPGA-Research / byteman
  Bitstream relocation and manipulation tool.
  ☆47Updated 2 years ago
• polarfire-soc / polarfire-soc-bare-metal-library
  Bare metal embedded software drivers and examples for PolarFire SoC
  ☆22Updated 3 years ago
• riscvarchive / riscv-CMOs
  ☆90Updated 3 weeks ago
• micro-FPGA / engine-V
  SoftCPU/SoC engine-V
  ☆54Updated 6 months ago