polarfire-soc / polarfire-soc-bare-metal-library

Related projects: ⓘ

• polarfire-soc / polarfire-soc-documentation
  PolarFire SoC Documentation
  ☆38Updated last month
• polarfire-soc / polarfire-soc-linux-examples
  ☆11Updated 2 months ago
• polarfire-soc / icicle-kit-reference-design
  PolarFire SoC Icicle Kit Libero reference design
  ☆29Updated 2 months ago
• olofk / observer
  ☆40Updated 4 years ago
• bonfireprocessor / bonfire-cpu
  FPGA optimized RISC-V (RV32IM) implemenation
  ☆32Updated 3 years ago
• polarfire-soc / hart-software-services
  PolarFire SoC hart software services
  ☆36Updated 2 months ago
• lambdaconcept / lambdasoc
  ☆42Updated 5 months ago
• mattvenn / gtkwave-python-filter-process
  ☆29Updated 3 years ago
• antmicro / embench-tester
  ☆13Updated 11 months ago
• hdlguy / make_for_vivado
  experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.
  ☆21Updated 9 months ago
• SpinalHDL / openocd_riscv
  Spen's Official OpenOCD Mirror
  ☆45Updated 6 months ago
• icebreaker-fpga / icebreaker-amaranth-examples
  This repository contains iCEBreaker examples for Amaranth HDL.
  ☆36Updated 10 months ago
• ZipCPU / fftdemo
  A demonstration showing how several components can be compsed to build a simulated spectrogram
  ☆39Updated 5 months ago
• GuzTech / misato
  RISC-V Processor written in Amaranth HDL
  ☆31Updated 2 years ago
• polarfire-soc / polarfire-soc-bare-metal-examples
  Bare metal example software projects for PolarFire SoC
  ☆25Updated 3 months ago
• polarfire-soc / meta-polarfire-soc-yocto-bsp
  PolarFire SoC yocto Board Support Package
  ☆48Updated last month
• micro-FPGA / riscv-contest-2018
  RISCV SoftCPU Contest 2018
  ☆14Updated 5 years ago
• Featherweight-IP / fwrisc
  Featherweight RISC-V implementation
  ☆52Updated 2 years ago
• YosysHQ / padring
  A padring generator for ASICs
  ☆22Updated last year
• RISCV-on-Microsemi-FPGA / SoftConsole
  Eclipse based IDE for RISC-V bare metal software development.
  ☆19Updated 4 years ago
• lambdaconcept / lambdaUSB
  A configurable USB 2.0 device core
  ☆30Updated 4 years ago
• plex1 / SpinalDev
  Docker Development Environment for SpinalHDL
  ☆18Updated last month
• olofk / wb_intercon
  Wishbone interconnect utilities
  ☆34Updated 3 months ago
• ultraembedded / core_usb_fs_phy
  USB Full Speed PHY
  ☆38Updated 4 years ago
• TUM-LIS / glip
  Generic Logic Interfacing Project
  ☆44Updated 4 years ago
• colognechip / gatemate_ila
  The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …
  ☆47Updated 3 weeks ago
• htfab / rotfpga
  A reconfigurable logic circuit made of identical rotatable tiles.
  ☆19Updated 2 years ago
• rdiez / jtag_dpi
  JTAG DPI module for OpenRISC simulation with Verilator
  ☆16Updated 11 years ago
• andrepool / fli
  Using ModelSim Foreign Language Interface for c – VHDL Co-Simulation and for Simulator Control on Linux x86 Platform
  ☆27Updated 3 years ago
• litex-hub / litespi
  Small footprint and configurable SPI core
  ☆38Updated this week