polarfire-soc / polarfire-soc-bare-metal-libraryLinks
Bare metal embedded software drivers and examples for PolarFire SoC
☆22Updated 3 years ago
Alternatives and similar repositories for polarfire-soc-bare-metal-library
Users that are interested in polarfire-soc-bare-metal-library are comparing it to the libraries listed below
Sorting:
- ☆41Updated 5 years ago
- PolarFire SoC hart software services☆46Updated 2 weeks ago
- ☆16Updated last month
- PolarFire SoC Icicle Kit Libero reference design☆41Updated last month
- PolarFire SoC Documentation☆58Updated last month
- Ultimate ECP5 development board☆111Updated 6 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago
- Spen's Official OpenOCD Mirror☆50Updated 6 months ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆40Updated 4 years ago
- VexRiscv-SMP integration test with LiteX.☆25Updated 4 years ago
- Small footprint and configurable SPI core☆42Updated last week
- ☆44Updated 6 months ago
- PMOD boards for ULX3S☆45Updated 2 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆69Updated 2 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Utilities for working with a Wishbone bus in an embedded device☆44Updated 3 weeks ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 6 years ago
- 100% open source dev kit for EOS S3 MCU+eFPGA SoC supported by fully open source SDK and FPGA Toolchain☆62Updated 3 years ago
- PicoRV☆44Updated 5 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆32Updated 5 years ago
- This repository is no longer maintained and will be archived, please see https://github.com/linux4microchip/meta-mchp☆56Updated last month
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆53Updated 3 months ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- Documenting the Lattice ECP5 bit-stream format.☆56Updated 2 years ago
- Virtual Development Board☆61Updated 3 years ago
- Board and connector definition files for nMigen☆30Updated 4 years ago