polarfire-soc / polarfire-soc-bare-metal-libraryLinks
Bare metal embedded software drivers and examples for PolarFire SoC
☆22Updated 3 years ago
Alternatives and similar repositories for polarfire-soc-bare-metal-library
Users that are interested in polarfire-soc-bare-metal-library are comparing it to the libraries listed below
Sorting:
- ☆42Updated 5 years ago
- ☆16Updated 2 months ago
- ☆44Updated 6 months ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago
- PolarFire SoC Documentation☆59Updated 2 months ago
- PolarFire SoC Icicle Kit Libero reference design☆41Updated 2 months ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- Small footprint and configurable SPI core☆43Updated last week
- Featherweight RISC-V implementation☆53Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- SoftCPU/SoC engine-V☆55Updated 6 months ago
- PolarFire SoC hart software services☆47Updated last month
- Ultimate ECP5 development board☆114Updated 6 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆40Updated 4 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 6 years ago
- Documenting the Lattice ECP5 bit-stream format.☆55Updated 2 years ago
- Spen's Official OpenOCD Mirror☆50Updated 7 months ago
- Using the TinyFPGA BX USB code in user designs☆51Updated 6 years ago
- I want to learn [n]Migen.☆42Updated 5 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆149Updated 4 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆69Updated 2 years ago
- Ethernet PHY PMOD (Microchip LAN8720A PHY)☆46Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆93Updated 11 months ago
- VexRiscv-SMP integration test with LiteX.☆26Updated 4 years ago
- ☆64Updated 6 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆62Updated 6 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆123Updated 9 years ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆219Updated 3 years ago