polarfire-soc / polarfire-soc-bare-metal-library
Bare metal embedded software drivers and examples for PolarFire SoC
☆22Updated 3 years ago
Alternatives and similar repositories for polarfire-soc-bare-metal-library:
Users that are interested in polarfire-soc-bare-metal-library are comparing it to the libraries listed below
- ☆15Updated last week
- PolarFire SoC Documentation☆53Updated 2 months ago
- PolarFire SoC Icicle Kit Libero reference design☆39Updated last month
- PolarFire SoC hart software services☆38Updated 4 months ago
- ☆41Updated 4 years ago
- This repository is archived, please see: https://github.com/linux4microchip/buildroot-external-microchip☆22Updated 2 years ago
- Bare metal example software projects for PolarFire SoC☆34Updated 2 weeks ago
- PolarFire SoC yocto Board Support Package☆53Updated 5 months ago
- Spen's Official OpenOCD Mirror☆48Updated 2 weeks ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago
- Ultimate ECP5 development board☆104Updated 5 years ago
- ☆44Updated 2 weeks ago
- ☆13Updated last year
- SoftCPU/SoC engine-V☆54Updated last week
- Triple Modular Redundancy☆25Updated 5 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated last week
- Small footprint and configurable Inter-Chip communication cores☆56Updated last month
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Chisel Examples for the iCESugar FPGA Board☆11Updated 3 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- VexRiscv-SMP integration test with LiteX.☆25Updated 4 years ago
- Demo board for TT4 and beyond☆20Updated last month
- Small footprint and configurable SPI core☆41Updated 2 months ago
- Bitstream relocation and manipulation tool.☆44Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆43Updated this week
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated 11 months ago
- ☆33Updated 4 years ago
- Open Processor Architecture☆26Updated 8 years ago