polarfire-soc / polarfire-soc-bare-metal-libraryLinks
Bare metal embedded software drivers and examples for PolarFire SoC
☆22Updated 3 years ago
Alternatives and similar repositories for polarfire-soc-bare-metal-library
Users that are interested in polarfire-soc-bare-metal-library are comparing it to the libraries listed below
Sorting:
- ☆42Updated 5 years ago
- ☆16Updated 3 months ago
- PolarFire SoC Documentation☆59Updated 3 months ago
- ☆44Updated 7 months ago
- PolarFire SoC Icicle Kit Libero reference design☆42Updated 3 months ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 5 years ago
- I want to learn [n]Migen.☆42Updated 5 years ago
- Spen's Official OpenOCD Mirror☆50Updated 7 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆45Updated 2 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆70Updated 2 years ago
- PicoRV☆43Updated 5 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated last month
- Ultimate ECP5 development board☆114Updated 6 years ago
- sump3 logic analyzer☆30Updated 3 weeks ago
- Utilities for working with a Wishbone bus in an embedded device☆46Updated 2 months ago
- Nitro USB FPGA core☆86Updated last year
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 6 years ago
- verilog core for ws2812 leds☆33Updated 3 years ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆84Updated this week
- PolarFire SoC hart software services☆47Updated 2 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆30Updated 3 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- This repository contains small example designs that can be used with the open source icestorm flow.☆150Updated 4 years ago