Alternatives and similar repositories for polarfire-soc-bare-metal-library:

Users that are interested in polarfire-soc-bare-metal-library are comparing it to the libraries listed below

• polarfire-soc / polarfire-soc-linux-examples
  ☆15Updated 3 months ago
• polarfire-soc / icicle-kit-reference-design
  PolarFire SoC Icicle Kit Libero reference design
  ☆36Updated last week
• polarfire-soc / polarfire-soc-documentation
  PolarFire SoC Documentation
  ☆50Updated last month
• olofk / observer
  ☆41Updated 4 years ago
• polarfire-soc / hart-software-services
  PolarFire SoC hart software services
  ☆37Updated 2 months ago
• SpinalHDL / openocd_riscv
  Spen's Official OpenOCD Mirror
  ☆48Updated 11 months ago
• lambdaconcept / lambdasoc
  ☆43Updated 10 months ago
• antmicro / embench-tester
  ☆13Updated last year
• Efinix-Inc / xyloni
  This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.
  ☆42Updated 2 years ago
• bonfireprocessor / bonfire-cpu
  FPGA optimized RISC-V (RV32IM) implemenation
  ☆34Updated 4 years ago
• antmicro / topwrap
  A Python package for generating HDL wrappers and top modules for HDL sources
  ☆30Updated 2 weeks ago
• GuzTech / misato
  RISC-V Processor written in Amaranth HDL
  ☆36Updated 3 years ago
• polarfire-soc / meta-polarfire-soc-yocto-bsp
  PolarFire SoC yocto Board Support Package
  ☆51Updated 4 months ago
• icebreaker-fpga / icebreaker-amaranth-examples
  This repository contains iCEBreaker examples for Amaranth HDL.
  ☆38Updated last year
• stnolting / fpga_torture
  🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.
  ☆29Updated 2 years ago
• openXC7 / xc7k325t-blinky-nextpnr
  ☆44Updated 2 years ago
• plex1 / SpinalDev
  Docker Development Environment for SpinalHDL
  ☆18Updated 6 months ago
• htfab / rotfpga
  A reconfigurable logic circuit made of identical rotatable tiles.
  ☆21Updated 3 years ago
• Featherweight-IP / fwrisc
  Featherweight RISC-V implementation
  ☆52Updated 3 years ago
• hdlguy / make_for_vivado
  experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.
  ☆22Updated last year
• micro-FPGA / riscv-contest-2018
  RISCV SoftCPU Contest 2018
  ☆14Updated 6 years ago
• micro-FPGA / engine-V
  SoftCPU/SoC engine-V
  ☆54Updated last year
• azonenberg / antikernel-ipcores
  FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations
  ☆62Updated this week
• gatecat / TrellisBoard
  Ultimate ECP5 development board
  ☆104Updated 5 years ago
• lambdaconcept / lambdaUSB
  A configurable USB 2.0 device core
  ☆30Updated 4 years ago
• clairexen / picorv
  PicoRV
  ☆44Updated 5 years ago
• kbob / nmigen-examples
  I want to learn [n]Migen.
  ☆40Updated 5 years ago
• blackmesalabs / hyperram
  Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC
  ☆84Updated 6 years ago
• polarfire-soc / polarfire-soc-bare-metal-examples
  Bare metal example software projects for PolarFire SoC
  ☆30Updated last month
• RISCV-on-Microsemi-FPGA / SoftConsole
  Eclipse based IDE for RISC-V bare metal software development.
  ☆18Updated 5 years ago