byuccl / coastLinks
Compiler Assisted Software Fault Tolerance
☆23Updated 4 years ago
Alternatives and similar repositories for coast
Users that are interested in coast are comparing it to the libraries listed below
Sorting:
- Testing processors with Random Instruction Generation☆38Updated 2 weeks ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆24Updated last year
- Open Source AES☆31Updated last year
- A reconfigurable and extensible VLIW processor implemented in VHDL☆33Updated 10 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆33Updated 3 years ago
- ⛔ DEPRECATED ⛔ HERO Software Development Kit☆20Updated 3 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Updated 4 years ago
- CMake based hardware build system☆27Updated last week
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Fuzzing for SpinalHDL☆16Updated 2 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- RTLCheck☆22Updated 6 years ago
- Xilinx Unisim Library in Verilog☆78Updated 4 years ago
- ☆12Updated last year
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆12Updated 4 years ago
- Fiber-based SystemVerilog Simulator.☆25Updated 2 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆37Updated 3 months ago
- A time-predictable processor for mixed-criticality systems☆58Updated 7 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆18Updated 8 months ago
- Consistency checker for memory subsystem traces☆22Updated 8 years ago
- This repository contains the hardware design source files of the Hex Five X300 RISC-V SoC. The X300 is Hex Five's official reference HW p…☆30Updated last year
- Benchmarks for Yosys development☆24Updated 5 years ago
- Benchmarks for High-Level Synthesis☆10Updated 2 years ago
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆12Updated 3 months ago
- COATCheck☆13Updated 6 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago