Compiler Assisted Software Fault Tolerance
☆26Oct 30, 2020Updated 5 years ago
Alternatives and similar repositories for coast
Users that are interested in coast are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PCB design for the initial prototype of OBC hardware, to interface with LaunchPad.☆10Sep 19, 2018Updated 7 years ago
- An Arduino UNO compatible implementation for the iCE40 FPGAs☆20Oct 7, 2020Updated 5 years ago
- ARCHIE is a QEMU-based architecture-independent fault evaluation tool, that is able to simulate transient and permanent instruction and d…☆36Mar 13, 2026Updated 2 months ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Hardware for OreSat's SDR GPS receive and other SDR GPS projects☆32May 25, 2024Updated last year
- GsD style kicad Libraries☆11Apr 4, 2020Updated 6 years ago
- Documentation for Digital Design course☆21May 9, 2026Updated last week
- AFL++ with support for FormatFuzzer☆18May 28, 2025Updated 11 months ago
- Implemented The UART with FIFO☆15Jul 4, 2019Updated 6 years ago
- ☆19Dec 19, 2018Updated 7 years ago
- An Architecture-level Fault Injection Tool for GPU Application Resilience Evaluations☆20Apr 14, 2020Updated 6 years ago
- a simple header-only json serialization solution for c++ based on picojson☆13Dec 25, 2016Updated 9 years ago
- ☆15Oct 2, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- VGA LCD Core (OpenCores)☆15May 22, 2018Updated 7 years ago
- Get Telemetry Data from YAMCS in OpenMCT☆10Sep 15, 2017Updated 8 years ago
- Triple Modular Redundancy☆30Sep 4, 2019Updated 6 years ago
- An AMD/Xilinx Artix 50T FPGA on a Pi5 Hat with PCIe and GPIO interconnects as well as SPI programming☆18Sep 25, 2024Updated last year
- Um Linux leve e completo que roda pelo pendrive e minera criptomoeda Monero para você!☆15Aug 31, 2022Updated 3 years ago
- SQL preprocessor for LaTeX☆11Apr 11, 2026Updated last month
- App para rastreamento de Sondas Atmosféricas do grupo Zenith Aerospace☆10Sep 28, 2024Updated last year
- This cFS app is called Diagnostic Reasoner (DR), and as the name implies, it will diagnose a system of interest. That is, it will do faul…☆12Jul 1, 2020Updated 5 years ago
- Minimal startup code + Makefile for building bare-metal C programs for Cortex-M4☆11Jul 26, 2016Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- PW-Sat2 hardware designed by the PW-Sat2 team☆12May 20, 2019Updated 6 years ago
- An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.☆14Jun 5, 2019Updated 6 years ago
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 6 years ago
- A library for binary analysis and rewriting☆50Sep 28, 2023Updated 2 years ago
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 6 years ago
- ☆13Aug 22, 2022Updated 3 years ago
- ☆12Jun 27, 2024Updated last year
- Digital Waveform Viewer☆17Jan 22, 2024Updated 2 years ago
- PolarFire SoC Icicle Kit Libero reference design☆47Apr 28, 2026Updated 3 weeks ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- TF Lite demo on LiteX/VexRiscv soft RISC-V SoC on a Digilent Arty board☆69Jul 5, 2022Updated 3 years ago
- Branch Predictor Optimization for BlackParrot☆15Mar 24, 2024Updated 2 years ago
- ☆19Aug 27, 2022Updated 3 years ago
- vRTLmod modifies Verilator generated RTL simulation code for faul-injection purposes. It transforms source code with the help of LLVM/C…☆19Mar 28, 2026Updated last month
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Nov 9, 2014Updated 11 years ago
- Helping developers to use Ampere Altra, Altra Max, and AmpereOne processors which power 64 bit Arm instances for multiple CSPs.☆12Jul 23, 2024Updated last year
- ☆12May 6, 2020Updated 6 years ago